#### Microarchitectural attacks

Frank Piessens

## Introduction: the setting of this lecture

- System model:
  - A shared platform executing code from different stakeholders
- Attacker model:
  - Attacker can execute code on the same shared platform as the victim
  - Attacker knows the implementation details of the platform and the victim code
- Objectives of the lecture are to understand:
  - How software could be attacked in this setting
  - What the vulnerabilities are that enable these attacks
  - What defenses can help remove these vulnerabilities or mitigate these attacks

#### Overview




- System model
  - Architectural isolation mechanisms for shared platforms
  - Microarchitectural attacks
  - A simple model
- Microarchitectural side-channel attacks
- Transient execution attacks
- Defenses
- Conclusions


## System model: a shared platform

- A platform runs programs from multiple stakeholders
  - Isolation mechanism isolates these programs
  - The platform supports communication between these programs
- Many systems are such shared platforms:
  - Cloud
  - Mobile
  - Desktop
- A variety of isolation mechanisms is used to limit interference between code from different stakeholders

# Classic hierarchical OS protection




# Protecting the kernel: privilege levels



## Protecting processes: virtual memory


Processes are protected from each other through memory isolation



OS is protected

## Fine-grained protection: software

Processes are protected from each other through memory isolation



**Software** can additionally enforce more fine-grained protection:

- Safe languages
- Safe VM's
- WebAssembly
- •

and can implement security relevant checks such as bounds checks

OS is protected

from applications


by privilege level

#### Architecture versus microarchitecture

- The Instruction Set Architecture (ISA) defines how the machine code of a processor behaves
  - Examples: x86, RISC-V, ARM, ...
  - The ISA defines:
    - Architectural state: memory, registers, ...
    - Instruction semantics
- The microarchitecture is the way the ISA is implemented in a particular processor
  - Examples: single-cycle versus pipelined, in-order versus out-of-order, ...
  - This can introduce additional state and behavior:
    - Microarchitectural state: e.g., for performance improvements (caches, branch predictor state, various CPU buffers, ...)
    - Behavior: speculative execution, out-of-order execution, ...

#### Microarchitectural attacks

- Isolation mechanisms guarantee architectural isolation
- Microarchitectural attacks aim to break isolation by exploiting the fact that the microarchitecture shares resources across isolation domains



#### A simple Instruction Set Architecture (ISA) model

```
Register names r \in \text{Regs} (E.g., r_0, r_1, i, len. We assume <math>pc \notin \text{Regs}) Values v \in \mathbb{N} (also \ represent \ addresses)

Expressions e ::= v \mid r \mid e + e \mid e < e \mid \dots (boolean \ expressions \ return \ 0 \ or \ 1)

Instructions i ::= r \leftarrow e | (assign \ value \ of \ e \ to \ r)
r \leftarrow \textbf{load}[e] | (load \ value \ at \ memory \ address \ e \ into \ r)
store[e] \leftarrow r | (store \ r \ in \ memory \ at \ address \ e)
jmp \ e | (jump \ to \ code \ address \ e)
beqz \ r \ v (branch \ to \ v \ if \ r \ evaluates \ to \ 0)

Programs p ::= \vec{i} (non-empty \ list \ of \ instructions)
```

#### Example program:

```
0: r_0 \leftarrow i < 2  ; while (i < 2) {
1: \mathbf{beqz} \ r_0 \ 6  ;
2: r_0 \leftarrow \mathbf{load}[a+i]  ; sum = sum + a[i]
3: sum \leftarrow sum + r_0  ;
4: i \leftarrow i + 1  ; i = i + 1
5: \mathbf{jmp} \ 0 ;}
```

#### A simple Instruction Set Architecture (ISA) model

```
Register names r \in \text{Regs} (E.g., r_0, r_1, i, len. We assume <math>pc \notin \text{Regs})

Values v \in \mathbb{N} (also \ represent \ addresses)

Expressions e ::= v \mid r \mid e + e \mid e < e \mid \dots (boolean \ expressions \ return \ 0 \ or \ 1)

Instructions i ::= r \leftarrow e | (assign \ value \ of \ e \ to \ r)
r \leftarrow \text{load}[e] | (load \ value \ at \ memory \ address \ e \ into \ r)

store[e] \leftarrow r | (store \ r \ in \ memory \ at \ address \ e)
jmp \ e | (jump \ to \ code \ address \ e)
beqz \ r \ v (branch \ to \ v \ if \ r \ evaluates \ to \ 0)

Programs p ::= \vec{i} (non-empty \ list \ of \ instructions)
```

#### Example program:

```
\begin{array}{lll} 0 & : & r_0 \leftarrow i < 2 & ; \mathbf{while} \; (i < 2) \; \{ \\ 1 & : & \mathbf{beqz} \; r_0 \; 6 & ; \\ 2 & : & r_0 \leftarrow \mathbf{load}[a+i] & ; \; sum = sum + a[i] \\ 3 & : & sum \leftarrow sum + r_0 & ; \\ 4 & : & i \leftarrow i+1 & ; \; i=i+1 \\ 5 & : & \mathbf{jmp} \; 0 & ; \} \end{array}
```

Registers:

pc=0	)
а	0
i	0
sum	0
r0	0

Memory:

1:	4
0:	5

#### Base semantics

sum


r0

```
Register state \rho \in \text{Regs} \to \text{Values} (mapping from register names to values)

Memory state m ::= \vec{v} (list of values)

Program counter pc ::= v (an index into the program)

Program state \sigma ::= (m, \rho, pc)
```



9

4

sum

r0

9

4

sum

r0

sum

r0

sum

r0

9

4

sum

sum

r0

#### Overview


- System model
  - Architectural isolation mechanisms for shared platforms
  - Microarchitectural attacks
  - A simple model



- Microarchitectural side-channel attacks
- Transient execution attacks
- Defenses
- Conclusions


#### Architectural isolation

- We think of architectural state as securely partitioned
  - Programs by different stakeholders are (architecturally) isolated from one another
  - At the level of abstraction of the ISA, no information leaks between ISA programs of different stakeholders



## Microarchitectural sharing

- Microarchitectural resources can be shared between different stakeholders
  - For instance, memory of different stakeholders can compete for the same cache entry
  - This creates information leaks between programs of different stakeholders



## Modeling caches

```
Optional values v_{\perp} ::= v \mid \perp (value or undefined)

Cache state cs ::= (v_{\perp}, v_{\perp}) (cached addresses)

Cycle counter clock ::= v (processor cycle counter)

Program state \sigma ::= (m, \rho, pc, clock, cs)
```

 $0 : v \leftarrow \mathbf{load}[0]$  first load of address 0 will be uncached load

 $1 : v \leftarrow 4$ 

 $2: v \leftarrow \mathbf{load}[0]$  second load will be cached

 $3 : r \leftarrow r + v$ 

 $4: v \leftarrow \mathbf{load}[2] \quad a \ load \ of \ address \ 2 \ will \ evict \ address \ 0$ 

pc=0	)		pc=0	)		pc=2	1		pc=2	2		pc=3	3		pc=4	1		pc=4	1		pc=	5	
r	0		r	0		r	0		r	0		r	0		r	7		r	7		r	7	
V	0		V	0		V	7		v	4		V	7		V	7		V	7		V	5	
clk	0	<b>→</b>	clk	1	<b>→</b>	clk	2	→	clk	3	<b>→</b>	clk	4	<b>→</b>	clk	5	<b>→</b>	clk	6	<b>→</b>	clk	7	<b>→</b>
CS	⊥, ⊥		CS	0, ⊥		CS	0, ⊥		CS	0, ⊥		CS	0, ⊥		CS	0, ⊥		CS	2, ⊥		CS	2, ⊥	

## Modeling cache attacks


- The cache will be shared between attacker and victim
- Attacker can both influence as well as observe some aspects of the cache state:

Attacker code (owns memory addresses 10-19)

 $r_0 \leftarrow \mathbf{load}[11]$  make sure address 11 is cached **jmp** victim

 $\begin{aligned} r_0 &\leftarrow \mathbf{clk} \\ r_2 &\leftarrow \mathbf{load}[11] \\ r_1 &\leftarrow \mathbf{clk} \end{aligned} \qquad r_1 - r_0 \leq 2 \implies secret = 0$ 

Cache state



Victim code (owns memory addresses 0-9)


$$r_0 \leftarrow \mathbf{load}[0]$$
 Address 0 contains a secret  
 $\mathbf{beqz} \ r_0 \ 3$   
 $r_0 \leftarrow \mathbf{load}[1]$  If the secret is not 0, we load from address 1  
 $r_0 \leftarrow 0$   
 $\mathbf{imp} \ attacker$ 

# This kind of modeling is not great for proving software secure

- What exactly leaks through the cache on a given platform is complex
  - Instruction versus data cache
  - Cache size, cache line size, replacement policies, ...
- Similar information leaks through other microarchitectural elements
  - The state of the branch predictor leaks control flow decisions
  - Contention of functional units in the processor leaks what instructions are executing
- Let's simplify and overapproximate by admitting that the following information leaks:
  - Control flow (i.e., the program counter)
  - Addresses of memory accessed
  - (Arguments of instructions whose execution time depends on arguments)

## The constant time leakage model

Extend base semantics to specify what leaks at each step:



## Leak gadgets

- In later attacks, we rely on code snippets that leak values through a microarchitectural side-channel
  - A wide variety of such snippets exist
  - In some scenarios, the attacker can construct them, in other scenarios the attacker must find them in victim code
- To make it obvious that some information leaks, we use the macro:

$$\mathbf{leak} \ secret \qquad ::= \qquad dummy \leftarrow \mathbf{load}[secret]$$

(where *secret* is the name of a register containing a value to be leaked, and *dummy* is an otherwise unused register)

#### Overview

- System model
- Microarchitectural side-channel attacks




- Transient execution attacks
  - Out-of-order and speculative execution
  - Spectre attacks
  - Other transient execution attacks
- Defenses
- Conclusions

## Out-of-order and speculative execution

- Transient execution attacks exploit processor features called *out-of-order and speculative execution*
- The basic idea is:
  - Rather than executing one instruction at a time, fetch many instructions into a buffer of in-flight instructions
  - Execute instructions from this buffer, possibly out-of-order
    - This avoids having to wait while, for instance a slow memory load is happening
  - Commit the effect of the instructions to the architectural state in order
- Prediction and speculation are used to speed things up
  - For instance, fetching instructions beyond a branch requires prediction

## Out-of-order and speculative execution

```
In-flight instructions f ::= r \leftarrow e \\ r \leftarrow \mathbf{load}[e] \\ \mathbf{store}[e] \leftarrow r \\ pc \leftarrow v \\ 0v : pc \leftarrow v \\ \mathbf{ger}(e) \leftarrow v
```



pc=1 pc=1 pc=1 pc=3 pc=4  $0 : i \leftarrow 2 + 2$  $1 : n \leftarrow \mathbf{load}[12]$ 4 4 4 4 4  $2 : r_0 \leftarrow i < n$  $3 : \mathbf{beqz} \ r_0 \ 5$ 0 7 0 0 n n n n  $4: i \leftarrow 4 \times i$ **\*** 0 0 1 r0 r0 r0 0 r0 r0  $5: i \leftarrow i+1$  $\rightarrow$ rob rob rob rob rob  $n \leftarrow \mathbf{load}[12]$  $@3:pc \leftarrow 5$  $n \leftarrow \mathbf{load}[12]$  $n \leftarrow 7$  $r_0 \leftarrow i < n$  $r_0 \leftarrow 1$  $r_0 \leftarrow i < n$  $i \leftarrow 5$  $@3:pc \leftarrow 5$  $@3:pc \leftarrow 5$  $@3:pc \leftarrow 5$  $i \leftarrow i + 1$  $i \leftarrow 5$  $i \leftarrow 5$ incorrect prediction


correct	pc=1				pc=1			pc=1			pc=3	_	pc=6		
prediction	i	4		i	4		i	4		i	4		i	17	
	n	0		n	0		n	0		n	7		n	7	
	r0	0	*	r0	0	<b>→</b> *	r0	0	*	r0	1	<b>→</b> *	r0	1	
25	rob	$n \leftarrow \mathbf{load}[12]$ $r_0 \leftarrow i < n$ $@3: pc \leftarrow 4$ $i \leftarrow 4 \times i$ $i \leftarrow i + 1$		rob	$n \leftarrow \mathbf{load}[12]$ $r_0 \leftarrow i < n$ $@3: pc \leftarrow 4$ $i \leftarrow 16$ $i \leftarrow 17$		rob	$n \leftarrow 7$ $r_0 \leftarrow 1$ $@3: pc \leftarrow 4$ $i \leftarrow 16$ $i \leftarrow 17$		rob	$ 03: pc \leftarrow 4 $ $ i \leftarrow 16 $ $ i \leftarrow 17 $		rob		

## Predictions and scheduling

- The semantics requires the processor to make choices, for instance for predicted values
  - These happen based on heuristics and observing past behavior
  - Hence, they can also be influenced by an attacker
    - E.g., "training the branch-predictor"
- How should we model this influence of the attacker?

#### Attacker influence on the execution

- Prediction and scheduling choices can be done by the attacker within constraints defined in the semantics, e.g.:
  - Fetch is only possible if the reorder buffer has room
  - Executing an instruction in the reorder buffer is only possible if its dependencies are satisfied
  - Commit is only possible for the oldest instruction in the reorder buffer, and only after it has fully executed



#### Transient execution attacks

- We have seen that instructions can execute transiently
- This impacts security in two ways:
  - Transiently executed instructions can also leak information to the attacker
    - On rollback, architectural effects are discarded, but microarchitectural effects remain
  - Transiently executed instructions can access information expected to be inaccessible
    - Because the information is protected by software -> "Spectre"-style attacks
    - Because it is in another hardware protection domain -> "Meltdown"-style attacks
  - First, we focus on Spectre-style attacks
    - These are the hardest to defend against efficiently

## Spectre examples


- We will discuss a couple of Spectre examples
- In each example:
  - There is code operating in a program state containing secrets
  - According to the base ISA semantics, the code does not leak these secrets
    - Even taking into account the constant time leakage model
  - Yet, because of speculation and out-of-order execution, the secrets **do** leak


## Example 1: Spectre v1 (Spectre-PHT)


```
\begin{array}{lll} 0 & : & len \leftarrow \mathbf{load}[a-1] & ; \ assume \ length \ field \ stored \ before \ array \\ 1 & : & r_0 \leftarrow i < len \\ 2 & : & \mathbf{beqz} \ r_0 \ 5 & ; \ \mathbf{if}(i < len) \{ \\ 3 & : & r_0 \leftarrow \mathbf{load}[a+i] & ; \quad r_0 = a[i] \\ 4 & : & \mathbf{leak} \ r_0 & ; \quad \mathbf{leak}(r_0) \\ 5 & : & \dots & ; \ \} \end{array}
```

```
1234: 0
.... ....
3: 1234
2: 5
a: 1: 3
Ien: 0: 2
```

	pc=0
а	1
len	0
i	2
r0	0
rob	







Memory:

# Example 2: Spectre v2 (Spectre-BTB)

```
    1234:
    0

    ...
    ...

    8:
    20

    7:
    1234

    ...
    ...

    0:
    0
```

Memory:

```
0: r_0 \leftarrow \mathbf{load}[7] ; load a secret into r_0

1: fptr \leftarrow \mathbf{load}[8] ; load a "function pointer" to a trusted function

2: \mathbf{jmp} \ fptr ; call trusted function that safely accesses secret

... : ...

20: r_0 \leftarrow 0 ; trusted function just clears secret

21: \mathbf{jmp} \ 3

... : ...

31: \mathbf{leak} \ r_0
```

				access @3		ſ			acc	ess @1234		
	pc=0	_		pc=0			pc=1		pc=	=1	_	
fptr	0		fptr	0		fptr	0		fptr	0		
r0	0		r0	0		r0	1234		r0	0		
rob	$r_0 \leftarrow \mathbf{load}[7]$ $fptr \leftarrow \mathbf{load}[8]$ @2: $pc \leftarrow 31$ $dummy \leftarrow \mathbf{load}[r_0]$	*	rob	$r_0 \leftarrow 1234$ $fptr \leftarrow load[8]$ @2: $pc \leftarrow 31$ $dummy \leftarrow load[r_0]$	*	rob	$fptr \leftarrow \mathbf{load}[8]$ @2: $pc \leftarrow 31$ $dummy \leftarrow \mathbf{load}[r_0]$	*	rob	$\begin{array}{c} fptr \leftarrow \mathbf{load}[8] \\ @2:pc \leftarrow 31 \\ dummy \leftarrow 0 \end{array}$	*	

... : ...

## Example 3: Spectre v4 (Spectre-STL)

Memory:

```
      1234:
      0

      ...
      ...

      7:
      1234

      ...
      ...

      0:
      0
```

; Suppose memory address 7 contains the secret 1234, that is currently cached


```
0 : r_0 \leftarrow 0
```

1 :  $\mathbf{store}[4+3] \leftarrow r_0$  ; overwrite the secret with  $\theta$ 

 $2 : r_1 \leftarrow \mathbf{load}[7]$  ; load address 7 into  $r_1$ , should read 0

3: leak  $r_1$ 

... : ...



#### Transient execution attacks

- These were a couple of simplified Spectre attacks
  - See <a href="https://transient.fail/">https://transient.fail/</a> for more variants and more details
- Note the devastating nature of this kind of attack on software-enforced confidentiality properties

#### Spectre-PHT (aka Spectre v1)




Kocher et al. first introduced Spectre-PHT, an attack that poisons the Pattern History Table (PHT) to mispredict the direction (taken or not-taken) of conditional branches. Depending on the underlying microarchitecture, the PHT is accessed based on a combination of virtual address bits of the branch instruction plus a hidden Branch History Buffer (BHB) that accumulates global behavior for the last N branches on the same physical core.

#### References

- A Systematic Evaluation of Transient Execution Attacks and Defenses
   Claudio Canella, Jo Van Bulck, Michael Schwarz, Moritz Lipp, Benjamin von Berg,
   Philipp Ortner, Frank Piessens, Dmitry Evtyushkin, Daniel Gruss (USENIX Security 2019)
- Spectre Attacks: Exploiting Speculative Execution
   Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas,
   Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael
   Schwarz, Yuval Yarom (IEEE S&P 2019)
- BranchScope: A New Side-Channel Attack on Directional Branch Predictor
   Dmitry Evtyushkin, Ryan Riley, Nael Abu-Ghazaleh, Dmitry Ponomarev (ASPLOS 2018)
- The microarchitecture of Intel, AMD and VIA CPUs Agner Fog

#### General transient execution attack structure

- 1. Prime the micro-architectural state
- 2. Trigger transient execution (misprediction or fault)
- Send on the covert channel
- 4. CPU flushes architectural effects of transient execution
- 5. Read from the covert channel



#### Variant: fault-based attack

- We know by now that values used in transient execution can be sent to the architectural level using a side-channel
- Hence, if we can make transient execution to work on values that are architecturally not accessible, we can exfiltrate these values
- A common way to do this is to execute a faulting load
  - Meltdown used this trick to read kernel memory from user space
  - Foreshadow / Foreshadow-NG use this to read from the L1 cache
  - The most recent wave of attacks use this to read from small buffers within the CPU (store buffer, line fill buffer)

#### Overview

- System model
- Microarchitectural side-channel attacks
- Transient execution attacks
  - Out-of-order and speculative execution
  - Spectre attacks
  - Other transient execution attacks



- Defenses
- Conclusions

#### Defenses

- Defenses against transient execution attacks are being investigated at multiple levels:
  - Hardware fixes
    - For instance, do not forward values from faulting loads to subsequent instructions
  - Operating system level fixes
    - For instance, do not place the kernel in the same virtual address space as user code
  - Compiler level fixes
    - For instance, insert instructions to stop out-of-order execution, or rewrite code to remove the vulnerability
- We focus on software defenses against Spectre attacks

## Security objective of defenses

- Microarchitectural side-channel attacks and transient execution attacks cause unexpected information leaks
- The security objective of a defense depends on how much program state we actually want to keep secret
- We define a **policy** as an equivalence relation over program states
  - The intuition is that the policy relates states that should be *indistinguishable* to an attacker. Typically, one defines a policy by marking secrets, and two states are equivalent if they only differ in secrets.
- A program P is secure on hardware H if executing P on H starting from any two equivalent initial states will produce identical observations for the attacker
  - Security can be achieved by software mitigations, or by hardware mitigations, or by a combination of both

## Example: a side-channel leak


 There is a leak if attackers can distinguish two program states that only differ in secret values

 $0: r_0 \leftarrow \mathbf{load}[0]$ Address 0 contains a secret

Vulnerable program: 1 : **begz**  $r_0$  3

> $2: r_0 \leftarrow \mathbf{load}[1]$ If the secret is not 0, we load from address 1


Program state 1:




Execution 1:




Program state 2:



Execution 2:







## The constant time programming model

- If the programmer makes sure that:
  - Control flow of the program does not depend on secrets
  - Memory addresses that are accessed do not depend on secrets then programs do not leak secrets under the constant time leakage model
- State-of-the-art crypto libraries are implemented to be secure under this model
  - See, for instance: Almeida et al., Verifying Constant-Time Implementations, USENIX Security 2016
- But such programs still leak secrets on speculative processors

## Reconsider the Spectre v1 example:

```
0 : len \leftarrow load[a-1] ; assume length field stored before array
                                                                                                                                                                          3:
                                                                                                                                                                                       1234
                                                                                                                                            Memory:
                       1 : r_0 \leftarrow i < len
                                                                                                                                                                          2:
                                                                                                                                                                                        5
                       2 : beqz r_0 5 ; if(i < len){ 3 : r_0 \leftarrow \mathbf{load}[a+i] ; r_0 = a[i]
                                                                                                                                                                    a:
                                                                                                                                                                                        3
                       4 : \mathbf{leak} \ r_0  ; \mathbf{leak}(r_0)
                                                                                                                                                                                       2
                                                                                                                                                                 len:
                       5 : ...
                                                                                           access @3
                                                                                                                                  access @1234
                                                                                            pc=0
                                                                                                                                   pc=0
          pc=0
                                                     pc=0
        1
                                                                                                                                       1
a
                                           a
                                                                                    a
                                                   0
                                                                                                                                       0
len
        0
                                           len
                                                                                     len
                                                                                             0
                                                                                                                               len
r0
        0
                                                   0
                                                                                             0
                                                                                                                               r0
                                                                                                                                       0
                                          r0
                                                                                     r0
rob
                                          rob
                                                                                    rob
                                                                                                                               rob
                                                                                              len \leftarrow \mathbf{load}[a-1]
                                                    len \leftarrow \mathbf{load}[a-1]
                                                                                                                                         len \leftarrow \mathbf{load}[a-1]
                                                                                              r_0 \leftarrow i < len
                                                    r_0 \leftarrow i < len
                                                                                                                                         r_0 \leftarrow i < len
                                                                                              @2:pc \leftarrow 3
                                                    @2:pc \leftarrow 3
                                                                                                                                         @2:pc \leftarrow 3
                                                                                              r_0 \leftarrow 1234
                                                    r_0 \leftarrow \mathbf{load}[a+i]
                                                                                                                                         r_0 \leftarrow 1234
                                                                                              dummy \leftarrow \mathbf{load}[r_0]
                                                    dummy \leftarrow \mathbf{load}[r_0]
                                                                                                                                         dummy \leftarrow 0
```

1234:


0

# A hardened version of the program is secure:

```
1234: 0
.... ....
3: 1234
2: 5
a: 1: 3
len: 0: 2
```

Memory:

```
0: len \leftarrow load[a-1] ; assume length field stored before array \\ 1: r_0 \leftarrow i < len \\ 2: beqz r_0 6 ; if(i < len) { } \\ 3: i \leftarrow i \% len ; i = i \% len \\ 4: r_0 \leftarrow load[a+i] ; r_0 = a[i] \\ 5: leak r_0 ; leak(r_0) \\ 6: \dots ; }
```



## Hardening with speculation barriers

```
egin{array}{lll} 0 & : & len \leftarrow \mathbf{load}[a-1] & ; \ assume \ length \ field \ stored \ before \ array \\ 1 & : & r_0 \leftarrow i < len \\ 2 & : & \mathbf{beqz} \ r_0 \ 6 & ; \ \mathbf{if}(i < len) \{ \\ 3 & : & \mathbf{fence} & ; \\ 4 & : & r_0 \leftarrow \mathbf{load}[a+i] & ; \ r_0 = a[i] \\ 5 & : & \mathbf{leak} \ r_0 & ; \ \mathbf{leak}(r_0) \\ 6 & : \ \dots & ; \ \} \\ \end{array}
```

1234: 0
.... ....
3: 1234

2: 5
a: 1: 3

len: 0: 2

Memory:

	pc=0			access @0 pc=0			pc=0		рс	<del>=</del> 6		
а	1		а	1		а	1		a	1		
len	0		len	0		len	0		len	2		
i	2		i	2		i	2		· <b>–</b>	2		
r0	0	*	r0	0	*	r0	0	*	r0	0	*	
rob	$len \leftarrow \mathbf{load}[a-1]$ $r_0 \leftarrow i < len$ $@2: pc \leftarrow 3$ $\mathbf{fence}$ $r_0 \leftarrow \mathbf{load}[a+i]$ $dummy \leftarrow \mathbf{load}[r_0]$		rob	$len \leftarrow 2$ $r_0 \leftarrow i < len$ $@2: pc \leftarrow 3$ $\mathbf{fence}$ $r_0 \leftarrow \mathbf{load}[a+i]$ $dummy \leftarrow \mathbf{load}[r_0]$		rob	$len \leftarrow 2$ $r_0 \leftarrow 0$ $@2: pc \leftarrow 3$ $fence$ $r_0 \leftarrow load[a+i]$ $dummy \leftarrow load[r_0]$		rob			

#### Overview

- System model
- Microarchitectural side-channel attacks
- Transient execution attacks
- Defenses



Conclusions

#### Conclusions

- Microarchitectural attacks, and in particular transient execution attacks are a fundamentally new class of attacks:
  - That break all major isolation mechanisms on shared platforms
  - That are not easy to defend against
- Short-term defenses include:
  - Hardware patches
  - OS patches
  - Compiler patches
- Long-term defenses are the subject of current research
  - But fundamental new ideas seem to be required