# Operating Systems and Networks SoSe 25 Notes

Igor Dimitrov

2024-12-18

# Table of contents

Preface									
I	Op	perating Systems							
1		Process Management							
	1.1	Condition Variables and Producer / Consumer Problem	6						
		Incorrect Variant 1: Condition Variable Without Mutex	6 6						
		Correct Variant: Condition Variable with Mutex	7						
		Producer/Consumer Problem	8						
		Variant B: Bounded Queue (Fixed Buffer Size)	9						
	1.2	Summary Table	9						
2	Mer	emory Management							
	2.1	Virtual Memory	11						
		Paging	11						
II	Ne	etworks	24						
3	Net	work Fundamentals - Summary of Slides 1 - 45	25						
	3.1	Overview	25						
	3.2	Historical Background and Internet Foundations (Slides 1–16)	25						
	3.3	Transmission Media and Infrastructure (Slides 16–20)	26						
	3.4	Circuit Switching vs. Packet Switching (Slides 18–23)	26						
	3.5	Network Performance Metrics (Slides 24–32)	26						
		Four types of delay:	26						
		Total node delay:	27						
		Traffic intensity and queue behavior:	27						
		End-to-end delay over multiple hops:	28						
	2.6	Traceroute:	28						
	3.6	Throughput (Slides 33–35)	28 28						
		Two cases (Slide 34):	$\frac{28}{29}$						
			4.						

3.7	Summary: Protokollschichten und ihre Dienstmodelle (Slides 36 - 45)
	Layering Motivation (Slide 36–37)
	Protocol Layering: Foundations (Slides 36–38)
	The Internet Stack (Slide 38–39)
	Protocol Scope by Device (Slide 40)
	Encapsulation (Slides 41–43)
	OSI Model (Slide 44)
3.8	Unified Protocoll Stack Overview

## **Preface**

# Part I Operating Systems

### 1 Process Management

#### 1.1 Condition Variables and Producer / Consumer Problem

Condition variables are employed **together** with mutexes when synchronizing producers and consumers. It would be incorrect of only use a condition variable without a mutex, or a mutex with busy waiting without a condition variable.

#### **Incorrect Variant 1: Condition Variable Without Mutex**

```
ready = False
condition = ConditionVariable()

def wait_thread():
    if not ready:
        condition.wait() # Incorrect: no mutex guarding shared state
    print("Condition met!")

def signal_thread():
    ready = True
    condition.notify()
```

#### Why It's Wrong:

- Access to ready is unprotected race conditions may occur.
- condition.wait() must always be used with a mutex.

#### Incorrect Variant 2: Mutex Without Condition Variable (Busy Waiting)

```
ready = False
mutex = Mutex()
```

```
def wait_thread():
    while True:
        mutex.lock()
        if ready:
            mutex.unlock()
            break
        mutex.unlock()
        sleep(0.01) # Active polling (wasteful)

def signal_thread():
    mutex.lock()
    ready = True
    mutex.unlock()
```

#### Why It's Problematic:

- Avoids races, but wastes CPU via busy waiting.
- Also prone to subtle visibility issues if memory barriers aren't enforced.

#### **Correct Variant: Condition Variable with Mutex**

```
ready = False
mutex = Mutex()
condition = ConditionVariable()

def wait_thread():
    mutex.lock()
    while not ready:
        condition.wait(mutex)  # Atomically unlocks and waits
    mutex.unlock()
    print("Condition met!")

def signal_thread():
    mutex.lock()
    ready = True
    condition.notify()
    mutex.unlock()
```

#### Why It Works:

• Shared state is properly guarded.

- No busy waiting.
- Safe signaling and waking.

Another question is why to use while not ready and not simply if not ready:

```
def wait_thread():
    mutex.lock()
    if not ready:
        condition.wait(mutex)
    mutex.unlock()
```

#### Problem:

- May miss spurious wakeups or situations where multiple threads wait and only one should proceed.
- A while loop is necessary to recheck the condition after being woken up.

#### **Producer/Consumer Problem**

#### Variant A: Unbounded Queue (No Buffer Limit)

```
queue = []
mutex = Mutex()
not_empty = ConditionVariable()
def producer():
    while True:
        item = produce()
        mutex.lock()
        queue.append(item)
        not_empty.notify()
        mutex.unlock()
def consumer():
    while True:
        mutex.lock()
        while not queue:
            not_empty.wait(mutex)
        item = queue.pop(0)
```

```
mutex.unlock()
consume(item)
```

#### Variant B: Bounded Queue (Fixed Buffer Size)

```
queue = []
BUFFER_SIZE = 10
mutex = Mutex()
not_empty = ConditionVariable()
not_full = ConditionVariable()
def producer():
    while True:
        item = produce()
        mutex.lock()
        while len(queue) >= BUFFER_SIZE:
            not_full.wait(mutex)
        queue.append(item)
        not_empty.notify()
        mutex.unlock()
def consumer():
    while True:
        mutex.lock()
        while not queue:
            not_empty.wait(mutex)
        item = queue.pop(0)
        not_full.notify()
        mutex.unlock()
        consume(item)
```

#### 1.2 Summary Table

	Uses	Uses Condition		CPU-	
Case	Mutex	Variable	Blocki	ngEfficient	Correct
1. Condition variable without mutex	No	Yes	No	Yes	No
2. Mutex without condition variable	Yes	No	No	No (busy)	Partly
3. Condition variable with mutex	Yes	Yes	Yes	Yes	Yes
4. If instead of while	Yes	Yes	Yes	Yes	Risky
5. Producer/Consumer (unbounded)	Yes	$Yes~({\tt not\_empty})$	Yes	Yes	Yes
6. Producer/Consumer (bounded)	Yes	Yes (not_empty, not_full)	Yes	Yes	Yes

#### Operations of a Bounded Queue

Step	Operation	in	out	Buffer State	Count == ((in - out + 5) % 5)
0	Start	0	0	[]	0
1	Produce A	1	0	[A ]	1
2	Produce B	2	0	[A B]	2
3	Produce C	3	0	[A B C]	3
4	$\operatorname{Consume} \to$	3	1	[_ B C]	2
	A				
5	$\operatorname{Consume} \to$	3	2	[ C]	1
	В				
6	Produce D	4	2	[ C D _]	2
7	Produce E	0	2	[ C D E]	3
8	$\operatorname{Consume} \to$	0	3	[ D E]	2
	$\mathbf{C}$				
9	Produce F	1	3	[F D E]	3

#### where

- $\bullet\,$  in: the write position / index
- out: the read position /index
- count == (in out + 5) % 5 is the invariant of the data structure, giving the number of elements in the buffer

### 2 Memory Management

#### 2.1 Virtual Memory

#### **Paging**

#### Translating Logical to Physical Addresses

#### Context

In paging, the operating system divides:

- Logical (virtual) memory into fixed-size pages
- Physical memory (RAM) into same-size frames

Each process has a page table that maps page numbers to frame numbers.

Our goal is:

Given a virtual address, compute the corresponding physical address.

#### **Example Setup**

- Virtual address V = 7000
- Page size = 4096 bytes =  $2^{12}$  k = 12
- Assume the page table maps page 1 to frame 9: F(1) = 9

#### Step 1: Manual (Arithmetic) Calculation

To translate a virtual address manually, we need to answer two questions:

- 1. Which page is the address in?
- 2. Where within that page is the address?

This is done by:

- Dividing the address by the page size to get the **page number**
- Taking the remainder (modulo) to get the **offset** within the page

Apply this to V = 7000 with page size 4096:

- Page number  $p = \lfloor \frac{7000}{4096} \rfloor = 1$
- Offset  $d = 7000 \mod 4096 = 2904$

Now we look up page 1 in the page table:

• Frame number f = F(1) = 9

To get the final physical address, we compute the base address of frame 9 and add the offset:

• Physical address =  $f \cdot 4096 + d = 9 \cdot 4096 + 2904 = 39768$ 

Result: 39768

#### Step 2: Bitwise Calculation (Optimized for Hardware)

For power-of-two page sizes, the address can be efficiently split using bitwise operations:

- Page number =  $V \gg 12$  (right shift by 12 bits is equivalent to dividing by 4096)
- Offset =  $V\&(2^{12}-1) = V\&0xFFF$  (bit mask keeps the lower 12 bits)
- Page number 1 maps to frame number f = F(1) = 9

To compute the **frame's starting address**, we use a left shift:

•  $f \ll 12 = 9 \ll 12 = 36864$ , which is equivalent to  $9 \cdot 4096$ 

Final physical address:

• Physical Address = 36864 + 2904 = 39768

Same result, now using fast bit operations.

#### **Bit Sequence Visualization**

Let's visualize how the virtual address is split in binary:

- Virtual address V = 7000
- Binary representation (14 bits): 0001 1011 0101 1000

Split into:

- Page number (upper 2 bits): 00 01  $\rightarrow$  1
- Offset (lower 12 bits): 1011 0101 1000  $\rightarrow$  2904

This split works because:

- The lower 12 bits represent the offset for a 4 KB page
- The upper bits index into the page table

#### Why This Works Mathematically

The logic behind using bit shifts and masks instead of division and modulo is based on how numbers are represented in binary.

#### Decimal Analogy (Base 10)

Consider dividing 1375 by powers of 10:

```
• 1375 \div 10^1 = 137 \pmod{5}
• 1375 \div 10^2 = 13 \pmod{5}
• 1375 \div 10^3 = 1 \pmod{375}
```

The rightmost digits are the remainder (modulo); the left are the quotient (division).

#### Binary Example (Base 2)

Take the binary number 1011 (= 11):

```
• 1011 \div 2^1 = 101 = 5 \pmod{1}
• 1011 \div 2^2 = 10 = 2 \pmod{11 = 3}
• 1011 \div 2^3 = 1 = 1 \pmod{011 = 3}
```

In both systems, the rightmost digits/bits represent the **offset**, and the leftmost represent the **page number**.

This is why in binary:

- $V \gg k$  is equivalent to  $\lfloor V/2^k \rfloor$
- $V\&(2^k-1)$  is equivalent to  $V \mod 2^k$
- $f \ll k$  is equivalent to  $f \cdot 2^k$ , which gives the frame base address

These operations are both mathematically correct and hardware-efficient.

#### **Final Formula**

Physical Address = 
$$(F(V \gg k) \ll k) + (V\&(2^k - 1))$$

This computes:

- The page number via right shift
- The frame number from the page table
- The frame base via left shift (i.e., multiplying by page size)
- The final physical address by adding the offset

#### Additional Example for Practice and Clarity

Let's now take another address and apply all three methods for reinforcement.

#### Setup

- Virtual address V = 13,452
- Page size =  $4096 = 2^{12}$
- Page table:

Frame #
3
7
1
6

#### **Manual Calculation**

- Page number:  $13,452 \div 4096 = 3$ • Offset:  $13,452 \mod 4096 = 1164$
- Frame number: F(3) = 6
- Physical address =  $6 \cdot 4096 + 1164 = 24{,}576 + 1164 = 25{,}740$

#### **Bitwise Calculation**

- $\bullet \ V = 13,452 = 0b0011\ 0100\ 1001\ 1100$
- Page number =  $V \gg 12 = 3$
- Offset = V&0xFFF = 1164
- Frame number = F(3) = 6
- Frame base =  $6 \ll 12 = 24,576$
- Physical address = 24,576 + 1164 = 25,740

#### Using the Formula

Physical Address = 
$$(F(V \gg 12) \ll 12) + (V \& 0xFFF)$$

$$= (6 \ll 12) + 1164 = 24,576 + 1164 = 25,740$$

#### Conclusion

When the page size is a power of two, address translation can be performed using fast bit operations instead of division and modulo. This is possible because of how binary numbers encode positional value. We saw that the lower bits give the offset and the upper bits the page number. Whether done manually, with bit operations, or using the translation formula, all approaches yield the same physical address — and this consistency is what makes paging both robust and efficient.

Absolutely — here is the **complete regenerated summary**, now incorporating:

- The updated "Inverted Page Tables" section with size explanation and example
- The **updated "Hierarchical Page Tables"** section with both the 32-bit and 64-bit address resolution examples and definitions of each table level
- Consistent formatting throughout:
  - No bold in headers
  - Minimal boldface emphasis in the text used only where strictly useful for clarity

This version is fully ready for integration into your Quarto notes.

#### Page Tables

#### Single-Level (Direct) Page Tables

In the simplest form of paging, each process has its own single-level page table, which directly maps virtual page numbers to physical frame numbers.

For example, in a system with:

- A 32-bit virtual address space (4 GB total)
- A page size of 4 KB =  $2^{12}$  bytes

The number of virtual pages is:

$$2^{32}/2^{12} = 2^{20} = 1,048,576$$
 entries

If each page table entry (PTE) is 4 bytes, the total size of the page table is:

$$2^{20} \times 4 = 4$$
 MB per process

In a 64-bit system, even with larger pages (e.g. 4 MB), the number of virtual pages is so large (e.g.,  $2^{52}$ ) that flat page tables become completely impractical.

#### Why Single-Level Tables Are Impractical

Main issues:

- Memory usage per process becomes excessive (e.g., 4 MB/page table × hundreds of processes)
- Scaling issues as address spaces grow
- Most processes use only a small part of their virtual address space, so allocating full page tables is wasteful

Thus, alternative paging strategies are needed.

#### Frame Table (Global Physical Memory Tracking)

The OS maintains a global frame table, which tracks:

- Which physical frames are in use
- What each frame is used for (user page, kernel structure, page table, etc.)
- Associated metadata: dirty bit, reference count, owner process

This allows the OS to allocate and deallocate physical memory intelligently and safely. It is also crucial for page replacement algorithms, memory protection, and managing shared pages or I/O buffers.

#### **Inverted Page Tables**

In a traditional page table system, each process maintains its own page table, which maps virtual pages to physical frames. In contrast, an inverted page table uses a fundamentally different approach:

- There is a single global page table for the entire system
- It contains one entry for each physical frame, not for each virtual page
- Each entry records:
  - The process ID that owns the frame
  - The virtual page number that maps to it
  - Any additional metadata (e.g., access flags, validity)

This approach dramatically reduces memory overhead, especially in systems with large virtual address spaces.

#### Size of the inverted page table

The size of an inverted page table depends only on the number of physical frames, which is determined by:

Number of entries = 
$$\frac{\text{RAM size}}{\text{frame size}}$$

Each entry stores fixed-size metadata (such as PID and VPN), so the total size is:

$$\mbox{Table size} = \frac{\mbox{RAM size}}{\mbox{frame size}} \times \mbox{entry size}$$

The ratio of the table size to RAM size simplifies to:

$$\frac{\text{Table size}}{\text{RAM size}} = \frac{\text{entry size}}{\text{frame size}}$$

This ratio is independent of total RAM size. In other words, the memory overhead of the page table scales proportionally with RAM but is bounded by the frame size and the entry size.

#### Concrete example

Consider a 32-bit system with the following properties:

- Physical RAM:  $4 \text{ GB} = 2^{32} \text{ bytes}$
- Page/frame size:  $4 \text{ KB} = 2^{12} \text{ bytes}$
- Page table entry size: 8 bytes (to store PID, VPN, flags, etc.)

Step-by-step:

1. Number of physical frames:

$$\frac{2^{32}}{2^{12}} = 2^{20} = 1,048,576$$
 frames

2. Total inverted page table size:

$$2^{20} \times 8 = 8 \text{ MB}$$

3. Relative overhead:

$$\frac{8 \text{ MB}}{4 \text{ GB}} = \frac{1}{512}$$

This means the page table occupies only about 0.2% of RAM.

#### Summary of trade-offs

Inverted page tables offer substantial memory savings, especially on systems with large or sparsely used virtual address spaces. However, the downside is that address translation becomes more complex:

- The system must search (or hash) the page table to find the matching (process ID, virtual page) pair
- This lookup is slower than direct indexing
- TLB caching becomes less straightforward

For this reason, inverted page tables are rarely used in modern general-purpose OSes, though they are still valuable in embedded or resource-constrained systems.

#### **Hierarchical Page Tables**

Modern systems (e.g., x86, Linux, Windows) use multi-level page tables to avoid allocating massive single-level tables for sparse address spaces. The key idea is to divide the virtual address into multiple segments, each of which indexes a level in the page table hierarchy. This allows the OS to only allocate memory for regions that are actually used.

Each level of the hierarchy resolves part of the virtual address and points to the next level down. The final level contains the physical frame number. The remaining bits (the offset) are added to form the final physical address.

This approach reduces memory overhead and supports sparse, large virtual address spaces.

#### 32-bit Two-Level Paging Example

Assume a 32-bit virtual address space with:

- Page size =  $4 \text{ KB} = 2^{12}$
- 10 bits for the page directory index
- 10 bits for the page table index
- 12 bits for the offset

The virtual address layout is:

```
[ 10 bits | 10 bits | 12 bits ]
PD index PT index Offset
```

Suppose the virtual address is:

```
VA = 0x1234ABCD
```

Convert to binary:

```
0001 0010 0011 0100 1010 1011 1100 1101
```

#### Split:

- Page Directory index = 0001001000 = 0x048 = 72
- Page Table index = 1101001010 = 0x34A = 842
- Offset = 101111001101 = 0xBCD = 3021

#### Assume:

- The page directory is located at physical address 0x00100000
- Entry 72 in the page directory points to a page table at 0x00200000
- Entry 842 in that page table points to a physical frame at 0x00ABC000

Final physical address:

$$0x00ABC000 + 0xBCD = 0x00ABCBCD$$

This example illustrates how a 2-level table hierarchy resolves the virtual address to a physical address through two indirections and an offset.

#### 64-bit Four-Level Paging Example

Modern x86-64 systems typically support a 48-bit virtual address space, split across four paging levels. The page size remains  $4 \text{ KB} = 2^{12}$ .

Each level of the hierarchy resolves 9 bits (since  $2^9 = 512$  entries per table), so the full 48-bit address is broken into:

The levels are defined as follows:

- PML4 (Page Map Level 4): The root of the page table hierarchy; indexed by the top 9 bits of the virtual address. Each entry points to a PDPT.
- PDPT (Page Directory Pointer Table): Intermediate level; each entry points to a Page Directory.

- PD (Page Directory): Each entry points to a Page Table.
- PT (Page Table): Final level; each entry contains a physical frame number.
- Offset: Specifies the exact byte within the 4 KB page.

Suppose the virtual address is:

 $VA = 0x00007F34_1234ABCD$ 

Breaking down the lower 48 bits:

- PML4 index = bits 47-39 = 0
- PDPT index = bits 38-30 = 505
- PD index = bits 29-21 = 322
- PT index = bits 20-12 = 210
- Offset = bits 11-0 = 0xAF3D = 44861

Assume the following physical mappings:

- CR3 register points to PML4 at 0x00100000
- PML4 entry  $0 \to \text{PDPT}$  at  $0 \times 000200000$
- PDPT entry  $505 \rightarrow PD$  at 0x00300000
- PD entry  $322 \rightarrow PT$  at 0x00400000
- PT entry  $210 \rightarrow \text{frame at } 0x00ABC000$

Final physical address:

$$0x00ABC000 + 0xAF3D = 0x00B06F3D$$

This example demonstrates how a virtual address is translated step-by-step through four levels of indirection. The layered structure supports extremely large address spaces (up to 256 TB) without requiring full allocation of all intermediate tables.

#### Summary

Hierarchical page tables solve the scalability problem of flat page tables by breaking the virtual address into multiple segments. Each level of the hierarchy is a smaller table, and lower levels are allocated only when needed. This provides a sparse, memory-efficient structure for address translation.

The cost of additional indirection is mitigated by the use of TLBs, which cache recent address translations to avoid repeated page walks.

#### When and How Page Tables Are Allocated

Page tables are allocated in two situations:

- 1. At program load time The OS allocates top-level tables and reserves virtual address regions for code, data, stack, etc., but not necessarily all intermediate tables.
- 2. On demand via page faults When a process accesses a virtual address with no current mapping, the CPU triggers a page fault. If the access is valid, the OS allocates missing intermediate page tables and a physical frame, updates the page table entries, and resumes execution.

This approach enables sparse memory allocation and efficient use of physical memory.

#### Physical Memory: Frames and Their Usage

RAM is divided into fixed-size frames (e.g., 4 KB). Each frame can hold:

- A user page (code, stack, heap)
- A page table (of any level)
- A kernel structure
- Other memory-resident objects

Contiguous physical frames may contain completely unrelated contents, as physical memory management is modular and page-based. The OS tracks frame usage via the global frame table.

#### **Kernel Mapping and Access**

The kernel is mapped into the upper region of each process's virtual address space (e.g., from 0xC0000000 upward in 32-bit systems). This allows:

- Fast system calls and interrupt handling
- Avoiding page table switches on mode transitions

This region is protected by page table flags, preventing access in user mode. The kernel itself runs entirely in kernel mode. Its physical location is determined at boot and may vary across systems. Techniques like KASLR (Kernel Address Space Layout Randomization) add further protection.

#### **Translation Lookaside Buffer**

The TLB is a hardware-managed cache used by the MMU to store recently used virtual-to-physical page translations.

Why it's important:

- Page walks involve multiple memory accesses
- The TLB allows near-instant translation on a hit
- Reduces the average cost of memory access in the presence of multi-level page tables

TLBs are small (typically 16–512 entries) but highly effective due to temporal and spatial locality in most program behavior.

# Part II Networks

# 3 Network Fundamentals - Summary of Slides 1 - 45

#### 3.1 Overview

	Slide	
Topic	Range	Notes
1. History & Fundamentals of	Slides 1–16	ARPANET, TCP/IP, WWW, client-server,
the Internet		HTTP statelessness
2. Circuit vs. Packet Switching	Slides $17-23$	FDM, TDM, statistical multiplexing, delay
		tradeoffs
3. Delays, Loss, Throughput	Slides $24-35$	d_proc, d_queue, La/R, traceroute,
		throughput bottlenecks
4. Protocol Layers and	Slides	Layer model, encapsulation,
Encapsulation	36 – 44	host/router/switch roles

#### 3.2 Historical Background and Internet Foundations (Slides 1–16)

- Early developments: ARPANET, Cyclades, and ALOHANet pioneered **packet switching**.
- The Internet emerged as a global interconnection of autonomous systems using the TCP/IP protocol suite.
- Tim Berners-Lee's World Wide Web (1989–1991) introduced:
  - A unified model of hyperlinked documents (HTML)
  - The HTTP protocol (stateless)
  - URLs for addressing
  - The browser-server interaction model
- The **stateless nature of HTTP** means each request is handled independently servers do not retain memory of previous interactions.

#### 3.3 Transmission Media and Infrastructure (Slides 16–20)

- Data transmission can occur over:
  - Copper (UTP): electrical signals
  - Fiber optics: light pulses
  - Radio: electromagnetic waves (Wi-Fi, LTE)
- Fiber-optic links offer high bandwidth and low latency widely used in backbone and undersea cables.
- Satellite communication has higher propagation delay (500 ms round-trip) due to distance (~36,000 km geostationary orbit).
- Real-world systems combine many media and technologies in layered infrastructure.

#### 3.4 Circuit Switching vs. Packet Switching (Slides 18–23)

- Circuit switching: fixed, reserved paths (e.g. telephony)
  - Uses TDM (Time Division Multiplexing) or FDM (Frequency Division Multiplexing)
- Packet switching: data is broken into packets routed independently
  - Uses statistical multiplexing
  - No reservation of bandwidth; packets share the link dynamically
- Trade-offs of packet switching:
  - More efficient use of bandwidth under bursty traffic
  - Potential for packet delay, loss, and reordering

#### 3.5 Network Performance Metrics (Slides 24–32)

#### Four types of delay:

- 1. Processing delay: time to examine packet header and perform checks
- 2. Queueing delay: time waiting in the router buffer

3. Transmission delay:

$$d_{\rm trans} = \frac{L}{R}$$

where:

- L: packet size (bits)
- R: link bandwidth (bps)

4. Propagation delay:

$$d_{\text{prop}} = \frac{d}{s}$$

where:

- d: physical distance (meters)
- s: signal propagation speed (m/s)

Total node delay:

$$d_{\rm nodal} = d_{\rm proc} + d_{\rm queue} + d_{\rm trans} + d_{\rm prop}$$

Traffic intensity and queue behavior:

Let:

- a: average packet arrival rate (packets/sec)
- L: packet size (bits)
- R: link bandwidth (bps)

Then:

Traffic intensity = 
$$\frac{aL}{R}$$

Interpretation:

- If  $\frac{aL}{R} \ge 1$ : the queue grows without bound As  $\frac{aL}{R} \to 1$ : delay increases sharply

#### End-to-end delay over multiple hops:

$$d_{\text{end-to-end}} = \sum_{i=1}^{N} (d_{\text{proc},i} + d_{\text{queue},i} + d_{\text{trans},i} + d_{\text{prop},i})$$

where N is the number of routers.

#### **Traceroute:**

- Uses IP TTL (Time-To-Live) field to probe each hop
- When TTL reaches zero, routers send an ICMP "Time Exceeded" message
- Allows measurement of round-trip time (RTT) per hop

#### 3.6 Throughput (Slides 33–35)

• Throughput: the rate at which data is successfully delivered (bps)

#### Two cases (Slide 34):

If:

- $R_S$ : server's sending rate
- $R_C$ : client-side link rate

Then:

- If  $R_S < R_C$ , then Throughput =  $R_S$
- If  $R_S > R_C$ , then Throughput =  $R_C$

Throughput =  $\min(R_S, R_C)$ 

#### Multi-user sharing (Slide 35):

If 10 users share a backbone link of rate R, and each has:

• Sender link:  $R_s$ • Receiver link:  $R_c$ 

Then per-connection throughput is:

$${\it Throughput} = \min(R_s, R_c, \frac{R}{10})$$

Yes — definitely. The current version is clean and comprehensive, but if your goal is **clarity** + **conciseness for study purposes**, we can streamline it without sacrificing completeness.

Here is a more succinct version of the same summary, optimized for use in study notes:

# 3.7 Summary: Protokollschichten und ihre Dienstmodelle (Slides 36 - 45)

(Slides 36-44)

This final chapter introduces the **layered architecture of the Internet**. It explains how each protocol layer serves the one above and relies on the one below, and how encapsulation enables structured communication.

#### Layering Motivation (Slide 36–37)

- Networks are complex (hosts, routers, media, apps).
- Solution: Schichtenarchitektur for modular design.
- Each layer performs actions and uses only the services of the layer below.

#### **Protocol Layering: Foundations (Slides 36–38)**

- Due to network complexity, functionality is divided into layers, each with clear responsibilities.
- A layer k uses only the services of layer k-1:

Layer 
$$k \longrightarrow \text{uses services of Layer } (k-1)$$

- Each layer communicates **vertically** (service interface) and defines **horizontal proto- cols** (with its counterpart on the remote host).
- Layering enables:
  - Modularity
  - Replaceability
  - Interoperability
  - Abstraction from hardware details

#### The Internet Stack (Slide 38–39)

Layer	Function	Examples
Application	Application protocols, user data	HTTP, FTP, SMTP
Transport	Process-to-process delivery	TCP, UDP
Network	Host-to-host delivery, routing	IP, ICMP
Data Link	Frame-level delivery on local links	Ethernet, Wi-Fi, PPP
Physical	Transmission of bits over the medium	Fiber, DSL, 5G

- Layers are identified by who communicates (e.g. processes, hosts, links).
- Data is encapsulated step by step as it moves downward.

#### Protocol Scope by Device (Slide 40)

Device	Implements Up To
Host	All 5 layers
Router	Network layer (IP)
Switch	Data Link layer (MAC)

#### **Encapsulation (Slides 41–43)**

Each layer adds its own header (and possibly trailer). The result:

At the receiver, each layer removes its own header.

- Only **hosts** process all layers.
- Routers read only IP headers.
- Switches forward based on MAC addresses.

#### OSI Model (Slide 44)

A 7-layer reference model defined by ISO, used mostly for conceptual clarity.

OSI Layer	Added vs. Internet Model			
7: Application	Matches Internet's application layer			
6: Presentation	Data format, compression, encryption			
5: Session	Dialog management			
4–1: Transport $\rightarrow$ Physical	Same as in Internet stack			

Internet model simplifies OSI: layers 5–7 are often merged into the application.

This version keeps all major points but trims redundant explanation and tightens the wording for effective study reference.

Would you like it exported to markdown or added to your ongoing Quarto notes?

#### 3.8 Unified Protocoll Stack Overview

	Communication	Data Unit	What It	Adds	Can Split	Typical
Layer	Endpoint	Name	Contains	Header/	_	Protocols
Applica	atAppplications or processes (e.g., browser web server)	Messag	eApp-level data (e.g. HTTP, SMTP)	No	Yes — application logic (e.g. file chunks)	HTTP, FTP, SMTP, DNS, TLS, SSH, POP, IMAP
Transpostockets on end (TCP/UHOSES) (process)		Segmen	ntMessage + TCP/UDP header	Yes — trans- port header	Yes — TCP segments long messages	TCP, UDP
Network (IP)	rkHosts or end systems (host host, abstracting from processes)	Packet (or Data- gram)	Segment + IP header	Yes — network header	Yes — IP may fragment large packets	IP (v4/v6), ICMP, IGMP
Data Link	Directly connected devices (e.g. Host Router)	Frame	Packet + MAC header + trailer (e.g. CRC)	Yes — frame header and trailer	No — one packet per frame	Ethernet, Wi-Fi (802.11), PPP, ARP
Physic	alPhysical interfaces (e.g., NICs, cables, radio) exchanging raw bits	Bits	Encoded electri- cal/optical/r signals	N/A (not in adint- ware)	No — transmits one bit at a time	DSL, Optical Fiber, Ethernet Cable, 5G