3rd year engineering student at CentraleSupélec.
Enthusiastic about software engineering, data science, statistics and signal processing.
-
CentraleSupélec
- France
-
09:48
(UTC +01:00)
Highlights
- Pro
Block or Report
Block or report igoragoli
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories
-
-
-
sar_dataset
sar_dataset PublicDataset composed of 105 SAR images of roads and their corresponding road network graphs.
-
4bitCalculator
4bitCalculator Public4-bit calculator designed in VHDL. It performs two's complement addition, subtraction, multiplication and division.
VHDL 1
-
-
28 contributions in the last year
| Day of Week | February Feb | March Mar | April Apr | May May | June Jun | July Jul | August Aug | September Sep | October Oct | November Nov | December Dec | January Jan | February Feb | ||||||||||||||||||||||||||||||||||||||||
| Sunday Sun | |||||||||||||||||||||||||||||||||||||||||||||||||||||
| Monday Mon | |||||||||||||||||||||||||||||||||||||||||||||||||||||
| Tuesday Tue | |||||||||||||||||||||||||||||||||||||||||||||||||||||
| Wednesday Wed | |||||||||||||||||||||||||||||||||||||||||||||||||||||
| Thursday Thu | |||||||||||||||||||||||||||||||||||||||||||||||||||||
| Friday Fri | |||||||||||||||||||||||||||||||||||||||||||||||||||||
| Saturday Sat | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More
