
CPU12 Design Using VHDLThe CPU of Motorola HC12 Microcontroller

Research Project Report 2009



Ibrahim Hejab HazmiMaster of Electronic Engineering - Coursework

With the guidance of:

Dr. Paul Beckett

School of Electronic and Computer Engineering, RMIT University

Acknowledgement

First of all, Thank God, the one who gave me this chance to learn and meet experts in the field of Digital System Design. And I am greatly thankful to Dr. Paul Beckett for his patience support and guidance in my project.

I am also grateful to my friends, Ahmed and Saleh for their co-operation in providing a health environment for discussions about how to get things done especially, report writing.

I would not forget my small family, my wife, Maryam, and the three roses, Tranim, Layan and Marya. I always get the real support from them.

Ibrahim Hazmi

Abstract

When designing a microcontroller, it is important to think the way that microcontrollers work. Simply, it is data transfer and manipulation with sequential control for the data flow. CPU of the microcontroller is responsible for doing all these operations in addition to managing the communications with all other parts including memories and I/O ports.

My project objective is to design the CPU12, CPU of the HC12 microcontroller. Apart from memory, it consists simply from Data Path Unit and Control Unit. The idea is to design these tow units of the CPU12 individually then combine them together to run a simple sequence of instructions. There was a challenge to make the design as structural as it could be and that has been satisfied for the Data Path Unit whereas Control unit was designed as a state machine which is totally in behavioral Level.

The main Components of the Data Path are the Register Block and the ALU; these are responsible for instruction execution and they contribute in the effective address calculations. The Address Calculation Unit is also is included in the Data Path and responsible for effective address calculation for Indexed and relative Addressing Modes. Parallel 16-bit Multiplier and Fast 32-bit Divider have been added to the ALU offering fast mathematical operations and reducing the number of cycles that needed for Multiplication and Division instructions.

The Design of the Control Unit in this project is simply a state diagram starts with the fetch, decode and execute states considering the addressing modes in which execution phase might split into many states depends on the addressing mode of the current instruction. The state diagram of the Control Unit contains "Twelve" states including start state.

The two Units have been connected together to run a simple instruction (ADDA) for all addressing modes and give results showing all States, Units and signals that are involved to execute such instruction. And finally, the result of the addition is stored in the accumulator A in all cases.

Table of Contents

Αc	cknowled	dgement	2
Αŀ	ostract		3
1.	Intro	duction	6
	1.1.	Background	6
	1.2.	Project Objectives	7
	1.3.	Project Significance	7
	1.4.	Project Description	8
	1.4.1.	The Project Specific Work	8
		Project Outcomes:	
2.	Litera	ature Review	
	2.1.	Design Representation:	
	2.2.	Examples of Microcontrollers/Processors that I've started with	12
		The EC-1 and EC-2 General-Purpose Microprocessors	
		From LC-3 to HC12:	
		HC11	
3.		nodology	
	3.1.	Introduction	
		Overview of the Design	
		The Main Block Diagram	
		The Three Sub-Main Units	
		The Data Path including the Address Calculation Unit	
		The Control Unit	
		The Memory Access Unit	
4.	Deta	iled Description of the design	
	4.1.	Data Path Components	
	4.1.1.	Register Block	
		Accumulators	
		ALU Block	
		Basic Arithmetic, Logic and Shift (ALSU) Cell	
		Address Calculation Unit	
		Control Unit	
		The Job of Control Unit	
		Control Unit State Diagram	
		The Control Words for Data Path Operations:	
	4.3.	Results (Timing Simulation)	
	4.4.	Project Outcomes: Evaluation (My Suggestions)	
		ns	
		S	
Δr	nendice		39

Table of Figures

Figure 1: HC12	8
Figure 2: Gajski and Kuhn's Y Chart (1982)	10
Figure 3: Level of Abstraction	11
Figure 4: Table of EC-2 Instruction Set with its Block Diagram	12
Figure 5: LC3 Instruction Set and its Block Diagram; (Similar to my Block Diagram)	13
Figure 6: HC11Block Diagram	14
Figure 7: The Main Block Diagram of CPU12 showing the suggested 4 sub-main blocks of the design	16
Figure 8: The Data Path Unit Including the Address Calculation Circuit	17
Figure 9: The Control Unit Overview	18
Figure 10: Suggested Image of the Memory Access Unit and PFU	18
Figure 11: Suggested Block Diagram of the Register Block connected to the ALU in the Data Path Uni	it19
Figure 12: CPU12 Registers	20
Figure 13: CPU12 Suggested Registers Block Diagram	21
Figure 14: Accumulators A, B and D	22
Figure 15: ALU Including Advanced Math (Multiplier and Divider)	23
Figure 16: Basic Cell of Arithmetic, Logic and Shift Operations	24
Figure 17: Instruction Format with Part of Decoding Unit	26
Figure 18: The State diagram of the Control Unit	27
Table 1: Accumulators Logic	22
Table 2: ALSU Truth table	24
Table 3: Some Control Signals for ATT ALL STATES	28
Table 4: Some Control Signals for different Addressing Modes	29
Table 5: My Simulation Inputs and Some Expected Results	29

1. Introduction

1.1. Background

The combination of designing Embedded Systems and Using High Level Synthesis Tools is one of the interesting areas in Electronic design. It gives the ability to make soft cores for all microcontrollers/Microprocessors in which embedded system designers will have additional tools between their hands to accelerate their innovations.

Programmable logic has progressed from being used as glue logic to today's FPGAs, where complete system designs can be implemented on a single device. With the availability of multimillion-gate FPGA architectures, and support for various third-party EDA tools, a designer can use a design flow similar to that of traditional standard cell ASIC devices to create system-on-a-programmable-chip (SOPC) designs in FPGAs [3], or System-on-chip design (SoC). SoC design methodologies show up as a natural and productive method to implement embedded systems. There are several processor cores that are commonly used in SoC applications, both commercial cores and free or open cores [4], such as HC11.

It is worth it to pick-up a microcontroller which has mostly all the features of performing digital process and control from the embedded system basket. That was Motorola HC12 and this project is to make a soft-core for CPU12, the Central Processing Unit of HC12. It seams easy, as the soft-core of HC11 has already been designed, but this is for a designer who has done at least one microcontroller design before. Yet the level of abstraction of My HC12 is different from the one in which HC11 was implemented. Overall, it was excellent experience doing such design; tough, hard, but very interesting.

As a start point in designing a microcontroller/Microprocessor, the design can be divided into two main parts, the Data Path and the Control Unit. The Data Path is responsible for all the operations on the data. It includes (1) ALU, (2) registers and other memory elements for the temporary storage of data, and (3) buses and multiplexers for the transfer of data between the different components in the Data Path. The Control Unit is responsible for controlling all the operations of the Data Path by providing appropriate control signals to the Data Path at the appropriate time [1].

1.2. Project Objectives

As mentioned before, this project is conducted to re-design CPU12 by using VHDL. Project objectives can be narrowed down to the following:

- Re-designing CPU12 as an excellent example of embedded system design
 - o Suggesting a sensible diagram of the whole system
 - o Partitioning the main block into smaller designable blocks
 - o Connecting the different blocks together in the sense of sequential operation.
- Designing CPU12 as a soft-core by using VHDL
 - Offering a soft-core for HC12 in VHDL text form.
 - o Practicing new EDA Tools for FPGA and CPLD design.

1.3. Project Significance

From such project work, new Embedded System designers can gain the following:

- 1. Practical and Detailed Understanding of Embedded System Design.
- 2. Combining the Understanding of the Embedded System with the skills in HDL Design.
- 3. HC12 is a microcontroller which has everything inside, so it is worth it to start with.
- 4. According to my knowledge, HC12 is not available to the public as a VHDL code, so it is great if we could make it available for academic and research purposes.

1.4. Project Description

CPU12 is the heart of HC12. Fig1.1 shows HC12 components including CPU12. It seams like a black box and that what the project aims to, take-off the black mask by clarifying its function(s) and understanding the process of controlling its operations. Then, VHDL is the media of putting these outcomes together in order to design the CPU12.




Figure 1: HC12

1.4.1. The Project Specific Work

The Project is to design the tow units of the CPU12, (Data Path and Control Unit), individually then combine them together to run a simple sequence of instructions. Additional challenge is to make the design as structural as it possible and behavioral Level where it needs to be.

1.4.2. Project Outcomes:

 Design Cpu12 and make it works properly for the selected samples of its instruction set and this will be met by designing the following:

- Data Path Unit which consist of
 - Register Block accommodating all CPU12 internal registers
 - Accumulators A, B and D(A:B)
 - Index registers X and Y
 - Stack Pointer (SP) and Program Counter (PC)
 - Condition Code Register (CC) ALU sensor and Control Unit input
 - ALU, Arithmetic, Logic and Shift unit which does all data manipulations where data could come from registers or memory. This includes
 - Designing a basic cell for all simple ALU operations, and
 - Extra Circuits to gain more operations and obtain the right condition
 Code results for all operations
 - Advanced Mathematical Circuits for Multiplication and Division
 - Address Calculation Circuit connected to Register Block and ALU to provide accurate effective address for all addressing modes.
- Control Unit which is, again, a simple state diagram shows all possible states that include all addressing modes.
- Combining the Two Parts together.
- Simulation (Test Bench and Timing Diagrams)

2. Literature Review

In this chapter, I am going to talk about two issues. The first issue is about the Design representation using HDL Design environment and High Level Synthesis tools. And the second one is about some examples that I've used as guidance during my design processes.

2.1. Design Representation:

Three different domains of description [7]:

A **Behavioural** or functional representation is one that looks at the design as a black box. A behavioural representation describes the functionality but not the implementation of a given design, defining the black box's response to any combination of input values but without describing a way to design or build the black box using the given components.

A **Structural** representation is one that the black box as a set of components and their connections. It specifies the product's implementation without explicit reference to its functionality.

In some cases, the functionality could be derived from that of its interconnected components.

A **Physical** representation is one that specifies the physical characteristics of the black box, providing the dimensions and locations of each component and connection contained in the structural description. The physical representation is used to describe the design after it has been manufactured, specifying its weight, size, heat dissipation, power consumption and the position of each in/output pin.




Figure 2: Gajski and Kuhn's Y Chart (1982)

Levels of Abstraction [7]




Figure 3: Level of Abstraction

VHDL and My Design:

In VHDL we can design in both, Behavioral and Structural Descriptions at any level of abstraction and then the tools are responsible to put them down into FPGA in the appropriate level. In my project, I've used VHDL in both Behavioral and Structural descriptions at more than one level. In the Data Path unit the design was almost in the Structural Description at the Gate Level, yet there were some components that I've used the Behavioral mode to describe them. While In the Control Unit, It is Behavioral Description at the Dataflow Level.

2.2. Examples of Microcontrollers/Processors that I've started with

I have seen many examples of microcontrollers/microprocessors before and during my work on CPU12, but I found the following three examples were much helpful to get a clear imagination of my design. The first example was the two versions of simple EC Microprocessors in which I've started to understand how microprocessor works. The second one, LC3, was my guide to imagine the block diagram which met my design requirements. And HC11 is a great example that should be presented in this regard as it is the previous generation of HC12 in the HC family.

2.2.1. The EC-1 and EC-2 General-Purpose Microprocessors

EC1 version of the computer is too small and very limited as to what it can do, and therefore, its general-purpose microprocessor is very "E-Cee" to design manually. The second version of the EC computer is the EC-2. The instruction set for the EC-2 has eight instructions [2]:

Instruction	Encoding	Operation	Comment
LOAD A, address	000 aaaaa	$A \leftarrow M[aaaaa]$	Load A with content of memory location aaaaa
STORE A, address	001 aaaaa	M[aaaaa] ← A	Store A into memory location aaaaa
ADD A, address	010 aaaaa	A ← A + M[aaaaa]	Add A with M[aaaaa] and store the result back into A
SUB A, address	011 aaaaa	$A \leftarrow A - M[aaaaa]$	Subtract A with M[aaaaa] and store result back into A
IN A	100 xxxx	$A \leftarrow input$	Input to A
JZ address	101 aaaaa	if (A = 0) then PC = aaaaa	Jump to address if A is zero
JPOS address	110 aaaaa	if (A > 0) then PC = aaaaa	Jump to address if A is positive
HALT	111 xxxxx	Halt	Halt execution




Figure 4: Table of EC-2 Instruction Set with its Block Diagram

These two versions of basic computer were my first step to the world of Embedded System Design as they are very simple designs which can be, easily, understood and modelled.

2.2.2. From LC-3 to HC12:

It can be said that I've started with the block diagram of the LC-3 in order to imagine a sensible block diagram for the CPU12. The LC-3 is a 16-bit machine; all instructions fit into a 16-bit word. It has 8 general purpose registers and only one data type "16-bit two's complement integer". It has 16 instructions [11]:




Figure 5: LC3 Instruction Set and its Block Diagram; (Similar to my Block Diagram)

2.2.3. HC11

The HC11 has similar instruction set to the HC12 except there are many additions in the HC12 that make it more flexible and allow it to perform more operations which means having more instructions and components. So, their Diagrams should be similar with some few differences. The Instruction Queue (IQ) is an example of the new components that have been added in the HC12. IQ accelerates the fetching process in terms of pre-fetching concept. It is not going to be implemented in this project. HC11 and HC12 also have different Coding maps. Figure 6 shows the block diagram of HC11.




Figure 6: HC11Block Diagram

3. Methodology

3.1. Introduction

It was not possible to design a microcontroller with misunderstanding of how microcontroller works. So, it was the beginning to get this understanding achieved by doing some research and picking-up some examples to Imitate. While doing such work I found a beautiful quote that might shorten the way for new designers in embedded system:

"In designing a CPU, we must first define its instruction set, and how the instructions are encoded and executed. We need to answer questions such as how many instructions do we want? What are the instructions? What operation code (opcode) do we assign to each of the instructions? How many bits do we use to encode an instruction? Once we have decided on the instruction set, we can proceed to designing a datapath that can execute all the instructions in the instruction set. In this step we need to answer questions such as what functional units do we need? How many registers do we need? Do we use a single register file or separate registers? How are the different units connected together?" [2].

Before that I was searching in a sea of documents about designing microcontrollers, yet not researching to design specific microcontroller, HC12.

Partitioning:

I was thinking of designing everything at a time and that waste most of my time. I was ending usually with disappointing. Mr. Paul, my supervisor, was behind the idea of partitioning in which I've started to design CPU12 block by block considering the relations between all blocks and the targeted instruction set.

To sum up, beside the technological Methodology, these two methods have contributed very well in my design. They were: knowing what to start with and partitioning.

The Following is an Overview of the my design of CPU12

3.2. Overview of the Design

3.2.1. The Main Block Diagram




Figure 7: The Main Block Diagram of CPU12 showing the suggested 4 sub-main blocks of the design

3.2.2. The Three Sub-Main Units

The Previous figure (<u>Figure8</u>) shows main block diagram of CPU12 design including the sub-main three Units. Actually, they seam four, but the fourth Block is the address calculation circuit which has been considered as a part of the Data Path Unit. Here are the separated blocks of all Units.

3.2.2.1. The Data Path including the Address Calculation Unit

It consists of: 1- Register Block, 2- ALU and 3- Address Calculation Circuit.




Figure 8: The Data Path Unit Including the Address Calculation Circuit

All Data arithmetic, logic and shift operations are done here, this also includes many other functions such as max, min and compare functions. Data transfer and exchange can be done in this Unit too.

3.2.2.2. The Control Unit

As it is shown in the diagram below, The Control Unit is a state machine that decodes instructions and controls the sequence of data flow in the system by providing all control signals to the Data Path Unit.




Figure 9: The Control Unit Overview

3.2.2.3. The Memory Access Unit

This is the suggested Memory Access Unit which is not going to be included in this design




Figure 10: Suggested Image of the Memory Access Unit and PFU

4. Detailed Description of the design

4.1. Data Path Components

The Data Path can be viewed as having three separate parts: 1) for performing the instruction cycle operations of fetching an instruction, address calculations and loading the PC with its new value [1], (which I called Address Calculation Unit), and 2) for performing the data operations for all the instructions in the instruction set [1], which consists of: the Register Block and ALU; these are responsible for instruction execution and the Register Block contributes in the effective address calculations. Here are the suggested connections between the Register Block and ALU:




Figure 11: Suggested Block Diagram of the Register Block connected to the ALU in the Data Path Unit

4.1.1. Register Block




Figure 12: CPU12 Registers

The Accumulators A and B

The 68HC12 is equipped with two 8-bit accumulators. Both Accumulators are technically the same and can both be used for a variety of arithmetic operations. They can be concatenated to form a 16-bit accumulator; called D. Accumulator A becomes the most significant byte of the double accumulator.

Condition Codes - CCR

The CC register holds all the system flags (8 flags). Most flags reflect the status of the machine after mathematical or logical instructions. Other flags are set or cleared under program control.

S Stop disable flag X XIRQ mask flag H Half Carry flag I IRQ mask flag N Negative sign flag Z Zero flag V Overflow flag C Carry Flag

The Index registers IX and IY

Both index registers can be used to indirectly point to data in memory. The IX and IY registers are identical to each other. Instructions that use the IY register are often one byte longer and use one extra machine cycle than if the IX register was used instead.

The Stack Pointer SP

The 68HC12 is equipped with a 16-bit stack pointer. This means that the stack can be placed anywhere in RAM memory. The stack grows down in memory when data is pushed on it. The stack pointer SP always points to the next free location on the stack. The order in which all data is pushed is: PCL, PCH, IYL, IYH, IXL, IXH, A, B, CCR

The Program Counter

The program counter PC is normally incremented after fetching each instruction or operand byte during program execution.

Here is the suggested Register Block in my CPU12 Design showing all the multiplexers used to determine whether the data is going from and/or to ALU, Address Calculation Circuit, Control Unit or the Internal Data Bus.




Figure 13: CPU12 Suggested Registers Block Diagram

As shown above (Figure 13) all registers are connected to the Internal Bus for loading from memory and stack operations during pops and pushes. Accumulators, Index and Stack Pointer Registers are connected to ALUOUT1 for loading the results directly. Also, they are connected to ALUOUT2 for exchange and transfer functions. Finally, Program Counter, Index and Stack Pointer Registers are connected to Address Calculation Unit Output for special load functions.

4.1.1.1. Accumulators

Here is just extension to show how accumulators have been designed and how they are connected.




Figure 14: Accumulators A, B and D

These tables illustrate the mechanism of the Accumulators work. The Output should be one of the followings: +/-:A, +/-:B and D (A:B). And the Input should either from the Accumulators output itself to make the swap between A and B or from outside (ALU or BUS).

MDL B/AB	MDH A/0F	MOF	OUT_Mux
0 AB	0 0F	0 (0)	00:A
0 AB	0 0F	1 (F)	11:A
1 B	0 0F	0 (0)	00:B
1 B	0 0F	1 (F)	11:B
1 B	1 A	Х	D

MI=SWAP	IN_Mux	LD
0	A:B	A,B
1	SWAP A,B	A,B

IN MUXDH/MUXDL ≠ 0/1 IF MDL =0 THEN MDH =0

MD	MD
L	Н
0	0
	MD

Table 1: Accumulators Logic

4.1.2. ALU Block




Figure 15: ALU Including Advanced Math (Multiplier and Divider)

As it can be shown Above, The ALU is **Very Structural** Circuit consisting of 16 instants of the Basic ALSU to perform Parallel 16 bit Arithmetic, Logic and Shift Operations. It includes other circuitry such as 16-bit Carry-look-ahead Generator (CLG) for fastening the operations, and Multiplication and Fast division circuits for performing advanced mathematics. It also generates the Condition Code.

4.1.2.1. Basic Arithmetic, Logic and Shift (ALSU) Cell

The Basic Arithmetic, Logic and Shift (ALSU) Cell is simply a full adder and some Multiplexers. It could be described well from the following table and diagram. The shaded rows in the table are for multiplication and division selection. That has been done by ignoring the ability of transferring bits in the ALSU Cell replacing it by transferring method which can be shown in the above figure (Figure 17).

This is the truth table of the basic cell.

S 3	S 2	S 1	S 0	Function	Function	Н	N	Z	V	С	16/8
0	0	0	0	A+B	ADD						1/0
0	0	0	1	A+B+C_in	ADC						1/0
0	0	1	0	A-B-C_in	SBC						1/0
0	0	1	1	А-В	SUB/COMPAR E						1/0
0	1	0	0	A DIV B	DIV	NC				NC	1/0
0	1	0	1	A+1	INC	NC				NC	1/0
0	1	1	0	A-1	DEC	NC				NC	1/0
0	1	1	1	A MUL B	MUL	NC	NC	NC	NC	B(7)	0
1	0	0	0	A AND B	AND	NC	1	1	0	NC	0
1	0	0	1	A OR B	OR	NC	1	1	0	NC	0
1	0	1	0	NOT(A)	1'S COMP	NC	1	1	0	NC	0
1	0	1	1	A XOR B	XOR	NC	1	1	0	NC	0
1	1	0	0	SHIFT R1 RIGHT	SHR						1/0
1	1	0	1	SHIFT R1 LEFT	SHL						1/0
1	1	1	0	ROTATE R1 RIGHT	ROR						1/0
1	1	1	1	ROTATE R1 LEFT	ROL						1/0

Table 2: ALSU Truth table

And these are its circuit diagrams:





Figure 16: Basic Cell of Arithmetic, Logic and Shift Operations

4.1.2.2. Address Calculation Unit

The Address Calculation Unit is also is included in the Data Path and responsible for effective address calculation for Indexed and relative Addressing Modes. I am bringing Figure 8 here to show how Address Calculation Unit works.



There are NO Address Calculations for Inherent, Immediate or Relative addressing modes. For Direct and Extend addressing modes, there are two direct connections to the outer Address multiplexer as it is shown above in the figure. The down circuit, which contains and adder and two multiplexers, is designed to provide all calculations for Indexed Addressing Modes. The connection from Register Block Multiplexer No.2 is for the Post Auto-Increment / Auto-Decrement Offset addressing, in which Index and Stack Pointer Registers can be incremented/decremented after they contribute in the effective address calculations.

4.2. Control Unit

Program flow is dictated by the sequence of addresses written to the program counter. Sequential execution of instructions is guaranteed by keeping track of bytes read by the instruction decoder. The execute instructions module updates the program counter to account for branching, subroutine entry and return instructions.

4.2.1. The Job of Control Unit

The job of my Control Unit is to decode the up-coming instruction from Instruction Register and apply the right control signals to the Data Path Unit in the right sequence. decoding in the Decoding unit. In Appendix A, there are some maps for the OpCode, which determines which is instruction is going to be executed, and PostByte, which determines the Addressing mode. Here is the instruction Format with some description of the PostByte




Figure 17: Instruction Format with Part of Decoding Unit

4.2.2. Control Unit State Diagram

This is the main part of my Control Unit which handles the sequence operations of a simple instruction or program. The Design is simply a state diagram starts with the fetch, decode and execute states considering the addressing modes in which execution phase might split into many states depends on the addressing mode of the current instruction. The state diagram of the Control Unit contains "Twelve" states including start state. The assignments here are not real. It is just to show the simple state diagram that explains what is going on. Other wise Xilinx tools gave me a strange State Diagram when I applied all components and signals to it.




Figure 18: The State diagram of the Control Unit

Next is a table of samples of the most used Control Words to control the Data Path and included parts.

4.2.3. The Control Words for Data Path Operations:

OpCS	Start	Fetch	Dec	DP2	PostB	DCAL	IDCAL	GetA	GetD	Ex(ADDA)	W(ADDA)	BRA
CLRA	0	0	0	0	0	0	0	0	0	0	0	0
CLRB	0	0	0	0	0	0	0	0	0	0	0	0
LdA	1	0	0	0	0	0	0	0	0	0	1	0
LdB	1	0	0	0	0	0	0	0	0	0	0	0
LdCC	0	0	0	0	0	0	0	0	0	0	0	0
LdPC	1	0	1	1	0	0	0	0	0	0	0	1
LdSP	1	0	0	0	0	43 76	43?	0	0	0	0	0
LdX	1	0	0	0	0	43 76	43?	0	0	0	0	0
LdY	1	0	0	0	0	43 76	43?	0	0	0	0	0
DWB	00	XX	??	XX	XX	XX	XX	XX	XX	00	XX	XX
S_U	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	Χ	Χ
S3	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	Χ	Χ
S2	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	Χ	Χ
S1	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	Χ	Χ
S0	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	Χ	Х
SWAP	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	Χ	Χ
ALSH	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	Χ	Χ
F	00	V V	V V	V V	VV	01	01	VV	VV	10(IM)	V	V
En	00	XX	XX	XX	XX	01	01	XX	XX	01(NotIM)	Х	Х
Plus2	0	0	0	0	0 1	0	0	0	0 1	0	Х	Х
MACC	00	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	1	Х
						00(Post)			11 (IM)	10(IM)		
MAD	00	XX	XX	XX	XX	01	01	XX	10 (EX,IDI)	04/81 1184	Χ	Х
						Others			01 Others	01(NotIM)		
MAD2	0	Χ	Χ	Χ	Χ	43 76	43?	Χ	Χ	Х	Χ	Χ
MDH1	0	Χ	Χ	Χ	Χ	43 76	43?	Χ	Χ	0 (ABA)	Χ	Χ
MDH2	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	Χ	Χ
MDL1	0	Χ	Χ	Χ	Χ	43 76	43?	Χ	Χ	1 (ABA)	Χ	Χ
MDL2	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	Χ	Χ
MSP	00	XX	XX	XX	XX	1	1	XX	XX	XX	XX	XX
MX	00	XX	XX	XXX	XX	1	1	XX	XX	XX	XX	XX
MY	00	XX	XX	XX	XX	1	1	XX	XX	XX	XX	XX
MAA	0	х	Х	Χ	х					1(IH)		
IVIAA	U	^	^	^	^					0(Add)		
MAB	00	XX	XX	XX	XX	01	XX	XX	XX	01(IH)		
	00									00 Others		XX
MR1	00	XX	XX	XX	XX	00	XX	XX	XX	00	XX	XX
	00	XX	XX	XX	XX	76?	XX	XX	XX	00	XX	XX
MBUS	00	XX	XX	XX	XX	01	XX	XX	XX	XX	XX	XX
MCC	00	XX	XX	XX	XX	XX	XX	XX	XX	XX	XX	XX
MPC	00	XX	11	11	11	XX	XX	XX	XX	XX	XX	10
MAD1	00	xx	XX	xx	xx	43 76	43?	XX	xx	XX (ID) 10 (NotID)	XX	xx

Table 3: Some Control Signals for ATT ALL STATES

Α	DDMode	LdSP	LdY	LdX	MAD	MAD1	MAD2	MDH1	MDL1	MR2	MAB	MA
IH,	IM, DI, EX	0	0	0	1	Х	Х	Х	Х	Χ	Χ	Χ
	O5 (rr)	76	76	76	0	10	r NAND r	Χ	Х	Χ	Χ	Χ
	O9 (rr)	43	43	43	0	10	r NAND r	Х	Χ	Χ	Χ	Х
	O16 (rr)	43	43	43	0	11	r NAND r	Х	Χ	Χ	Χ	Χ
	PP (rr)	76	76	76	0	01	r NAND r	X	Χ	76?	Χ	76?
ID	OA (rr)	43	43	43	0	00	r NAND r	0	0	Χ	0	Х
	OB (rr)	43	43	43	0	00	r NAND r	0	1	Χ	1	Χ
	OD (rr)	43	43	43	0	00	r NAND r	1	1	Χ	1	Х
	O16I (rr)	43	43	43	0	11	r NAND r	Χ	Χ	Χ	Χ	Х
	ODI (rr)	43	43	43	0	00	r NAND r	1	1	Χ	1	Χ

Table 4: Some Control Signals for different Addressing Modes

-	AddMode	INSTSEL	OPCODE	POSTCODE	ADD1	ADD2/IM	DATA	Α
	IH				Х	Х	Х	Х
	IM	0000	10001011	XXXXXXX	Х	000000010001000	88	00001000
	DI	0001	10011011	XXXXXXX	000000000001000	X	1	00001001
	EX	0010	10111011	XXXXXXX	0000100000001000	X	2	00001011
	OFFSET5	0011	10101011	11010100	?	X	0	Α
	OFFSET9	0100	10101011	11110000	100000000010111	X	4	00001111
	OFFSET16	0101	10101011	11110010	1000100000010111	X	5	00010100
	PRE-POST	0110	10101011	00100010	100000000010001	Х	6	00011010
ID	OFFSETA	0111	10101011	11101100	?	Х	0	Α
	OFFSETB	1000	10101011	11101101	;	X	0	Α
	OFFSETD	1001	10101011	11100110	?	Х	0	Α
	OFFSET16I	1010	10101011	11110011	100000000010111	000000000000101	8	00100010
	OFFSETDI	1011	10101011	11101111	?	?	0	Α
	DUBARAY	1100	00011000	OpCodeP2	X	X	Х	00110001
	DUMMY	1100	00011000	00000110				


BUSDATA	100000000001111	OFFSETH	00001000
mm	100000000001111	OFFSETL	00001000
CU_CCR	10001111	REL8	00001001
A_0	10000100010000000	В	00001111

Table 5: My Simulation Inputs and Some Expected Results


Next is the Result that I've obtained from my simulation using **ModelSim PE Student Edition 6.5**.

4.3. Results (Timing Simulation)


1- IMM — Immediate (0000) 2- DIR — Direct (0001)




3- EXT — EXTEND (0010) 4- IDX: 5-bit constant offset from X, Y, SP, or PC (0011)




5- IDX1 — 9-bit signed offset from X, Y, SP, or PC (0100)




6- IDX2 — 16-bit signed offset from X, Y, SP, or PC (0101)



7- Pre/post increment/decrement by (10) (0110)




8- Accumulator A OFFSET (0111) and Accumulator B offset (1000)




10- Accumulator B offset (1001) and [D, IDX] - Indexed-indirect; accumulator D offset (1011)

dk reset										$\overline{}$	$\overline{}$	$\overline{}$	$\overline{}$
5361	0		-	┨	┤└	┤└	┨	┤└	┨	┤└	┤└	┥┕	- L
nstsel	1001	1001							1010				
unit/sreg	rwrite	fetch	decode	postbyte	Idcaladd	getdata	execute	rwrite	fetch	decode	postbyte	Jicaladd	getadd
unit/next_sreg	fetch		postbyte		getdata	execute	rwrite)fetch	decode	postbyte		getadd	getdata
lone	1								1				
tunit/opcode		1010101											
unit/opcodep2 unit/postcode		UUUUUU							11110011		+		
:unit/offseth	00001000	1110011 0000100							11110011				
unit/offsetl	00001000	0000100											
	0000000010001000		010001000)									
			000001000										
ex			000001000										
95 16			000001000										
ore_post			000000000000000000000000000000000000000										
memdata			000000000										00000.
addresso	1000000000100000		000011110		10000000	00100000						(10001000	00001011
dpunit/busdata			000000000										00000.
dpunit/reg/accumulator/ra		0001101											
dpunit/reg/accumulator/rb dpunit/reg/accumulator/d		0000111											
apunit/alua dpunit/alua			000001111		00011010	000001111	200000000	000011010					
dpunit/alub			000000000										(00000.
dpunit/aluo1		0000000	000011010	D .	00011010	000001111	00000000	000011010					00000.
dpunit/aluo2			000011010		00011010	000001111	00000000	000011010					200000.
dpunit/reg/xi/q d====================================	1000000000010001		000010001										
dpunit/reg/sp/q dpunit/yout	10000000000001111 100000000000001111		000001111						-				
fnunit/rea1			000001111		00011010	000001111	Yananana	00011010					
Now	189300000 ps	6000	000 ps			6400	1 i i		' '	6800	1 , , 0000 ps		
Cursor 1	6598525 ps							6598	525 ps				
Manager													
Messages													
:lk reset	0											┨	-
nstsel	1011	1011								1100			
:unit/sreg	rwrite	fetch (decode	postbyte	icaladd	getadd	getdata	execute	rwrite	fetch	decode	p2decode	execute
tunit/next_sreg	fetch	dec	oostbyte	icaladd	getadd	getdata	execute	rwrite	fetch	decode	p2decode	execute	rwrite
done	1												
cunit/opcode cunit/opcodep2	10101011 UUUUUUUU	1010101								00011000			
cunit/postcode	11101111	111011								00000110			
cunit/offseth	00001000	0000100											
cunit/offsetl	00001000	000010											
m	0000000010001000		001000100										
	Loopoococca	0000000	000000100	1									
	0000000000001000												
di ex	00000000000000000		000000010	1			000000000	0000000					
di ex o95	00000000000000000 00000000000001000	0000000	000000100	1 D			000000000	0000000					
di ex o95 o16	00000000000000000	0000000	000000100 000000100	1 D			000000000	0000000					
di ex o95 o16 ore_post	00000000000000000000000000000000000000	0000000 0000100 0000000	000000100	1 D D		000000000		0000000					
di ex 195 1016 ore_post memdata addresso	00000000000000000000000000000000000000	0000000 0000100 0000000 0000000	000000100 000000100 000000001 000000100	1 D D D D	100000000	0000000000 0011110	0000000						
di ex 195 116 ore_post nemdata dddresso dpunit/busdata	00000000000000000000000000000000000000	0000000 0000100 0000000 0000000	000000100 000000100 000000001 000000100 000000	1 D D D D	100000000	,0000000000	0000000						
di ex 1916 o116 ore_post nemdata addresso dpunit/busdata dpunit/reg/accumulator/ra	00000000000000000000000000000000000000	0000000 0000100 0000000 0000000 0000000	000000100 000000100 000000010 000000100 000000	1 D D D D	100000000	0000000000 0011110	0000000						
di ex 595 516 ore_post memdata addresso dpunit/busdata dpunit/reg/accumulator/ra dpunit/reg/accumulator/ra	00000000000000000000000000000000000000	0000000 0000100 0000000 0000000 0000000 0010000	000000100 000000100 000000010 000000100 000000	1 D D D 1	100000000	0000000000 0011110	0000000						
di ex p95 p16 ore_post memdata addresso apunit/busdata apunit/reg/accumulator/ra dpunit/reg/accumulator/ra dpunit/reg/accumulator/rb	00000000000000000000000000000000000000	0000000 0000100 0000000 0000000 0000000 0010001 0010001	000000100 000000100 000000010 00000010 000000	1 D D D D 1	100000000	000000000 0011110 000000000	0000000 00000000 0000000	0000000	0100010				
di ex ey95 o16 ore_post nemdata addresso dpunit/busdata dpunit/reg/accumulator/ra dpunit/reg/accumulator/d dpunit/reg/accumulator/d	00000000000000000000000000000000000000	0000000 0000000 0000000 0000000 0000000	000000100 000000100 000000010 000000100 000000		10000000000000000000000000000000000000	000000000 0011110 000000000	0000000 000000000 0000000		0100010				(100000.
di ex py5 po16 pore_post memdata addresso dpunit/fbusdata dpunit/reg/accumulator/ra dpunit/reg/accumulator/d dpunit/falua	00000000000000000000000000000000000000	0000000 0000100 0000000 0000000 0000000 00100011 0010001 000000	000000100 0000000100 0000000100 000000100 000000		001000100	000000000 0011110 0 0000000000	0000000 000000000 0000000	0000000					
di ex pp5 po16 pore_post memdata addresso dpunit/busdata dpunit/reg/accumulator/ra dpunit/reg/accumulator/d dpunit/alua dpunit/alua dpunit/alua dpunit/alua dpunit/alua dpunit/alua	00000000000000000000000000000000000000	0000000 0000100 0000000 0000000 0000000 0010001 0010001 000000	00000100 000000100 00000010 00000010 00000100 11 100000111 000001001		001000100	000000000 0011110 000000000 0001111	0000000 00000000 0000000 0000000 000000	0000000	0100010				100000
di ex ex ep5 ep6	00000000000000000000000000000000000000	0000000 0000100 0000000 0000000 0000000 0010001 0000010 000000	000000100 000000100 0000000100 000000100 000000		001000100	0000000000 0011110 000000000 0001111 000000	0000000 00000000 0000000 0000000 000000	0000000 000000000	0100010				100000
di ex	00000000000000000000000000000000000000	0000000 0000000 0000000 0000000 0000000	000000100 000000100 000000100 000000100 000000		001000100	0000000000 0011110 000000000 0001111 000000	0000000 00000000 0000000 0000000 000000	0000000 000000000	0100010				100000
di ex ex ey fore post memdata addresso dpunit/pus/data dpunit/reg/accumulator/ra dpunit/reg/accumulator/d dpunit/alua dpunit/alua dpunit/alua dpunit/aluo dpunit/aluo dpunit/reg/xi/q	00000000000000000000000000000000000000	0000000 0000100 0000000 0000000 0000000 001000 001000 0000000 0000000 1111111 1000000 1000000	000000100 000000100 000000100 000000100 000000		001000100 001000100 001000	000000000 0011110 00000000 00001111 000000	0000000 00000000 0000000 0000000 00001111	0000000 000000000 000000000	0100010 0100010				100000. 100000. 100000.
di ex ex ex es	00000000000000000000000000000000000000	0000000 0000100 0000000 0000000 0000000 001000 001000 0000000 0000000 1111111 1000000 1000000	000000100 000000100 000000100 000000100 000000		001000100	000000000 0011110 00000000 00001111 000000	0000000 00000000 0000000 0000000 00001111 0001111	0000000 000000000	0100010 0100010		24100	000 ps	100000

11- [IDX2] — Indexed-indirect; 16-bit offset from X, Y, SP, or PC (1010)



13- INH — Inherent; no operands in object code (1100)



4.4. Project Outcomes: Evaluation (My Suggestions)

Cpu12 is designed and I suggest that It works at least (90-95)% as I've chosen samples of code and there was some doubt of having little mistakes with some results obtained in the Timing Simulation Diagram in the

- A Block Diagram of the whole Design and partitioned it to 5 Main Blocks, Designed and coded
 Data Path. (all ALU REG Blocks), Designed some parts of the Control Unit (CU), Put the main parts of the Pre-Fetch Unit (PFU). (95%)
- Design Cpu12 and make it works properly for the selected samples of its instruction set and this will be met by designing the following:
 - Data Path Unit which consist of
 - Register Block housing all CPU12 internal registers (100%)
 - Accumulators A, B and D(A:B)
 - Index registers X and Y
 - Stack Pointer (SP) and Program Counter (PC)
 - Condition Code Register (CC) ALU sensor and Control Unit input
 - ALU, Arithmetic, Logic and Shift unit which does all data manipulations where data could come from registers or memory. This includes (95%) (CCR!)
 - Designing a basic cell for all simple ALU operations, and
 - Extra Circuits to gain more operations and obtain the right condition
 Code results for all operations
 - Advanced Mathematical Circuits for Multiplication and Division
 - Address Calculation Circuit connected to Register Block and ALU to provide accurate effective address for all addressing modes. (100%)
 - Control Unit which is, again, a simple state diagram shows all possible states that include all addressing modes. (80%)
- Combining the Two Parts together. (100%)
- Simulation (Test Bench and Timing Diagrams) (90%)

Conclusions

To summarize, the following are some points that come out from the work that has been done on the design of the CPU12:

- The Project was aiming to design the tow units of the CPU12, (Data Path and Control Unit),
 individually then combine them together to run a simple sequence of instructions. Additional
 challenge is to make the design as structural as it possible and behavioral Level where it needs
 to be and that has been satisfied for the Data Path Unit whereas Control unit was designed as a
 state machine which is totally in behavioral Level.
- There were many trials to come out with final Data Path Unit circuits. For instance, the Register block has been designed several times and in different considerations. At the beginning, it was a separate block diagram that is not specifically designed for CPU12. But then it has been changed to fit CPU12 needs and other parts connections with the registers inside. Accumulator is simple, but it has been changed many times to insure that it produces the right data at the right time by applying the right control.
- AT the Beginning, I was taking every part of Micro as a separate part and design it without any
 guidelines except its functionality, which was bringing difficulty to join all parts together at the
 end. Also it was leading me to put unnecessary circuits into it.
- The answer of the question: What is the first thing I should know in doing such design was the key of the understanding and imagination of what id going on. It leads, at then end, to draw a reasonable block diagram that meets the requirements.
- The Idea of Partitioning was behind the ability to design CPU12 block by block considering the
 relations between all blocks and the targeted instruction set. Before, it was wasting of time
 thinking of everything at the same time.
- During my work in this design, I've got the Idea of starting with the simplest then improve the Design based on thinking, reading and people additions.
- I've gained a good understanding of how embedded systems work, how to manage the Microcontrollers processes and how to connect its parts together in order to run a simple code.
- Practicing the design was more difficult than imagining the ability to do.

References

- Enoch O. Hwang, 2005, <u>Digital Logic and Microprocessor Design With VHDL</u>, La Sierra University, Riverside, USA.
- 2. Altera Co, 2009, AN <u>311: Standard Cell ASIC to FPGA Design, Methodology and Guidelines</u>
- 3. E. Ostúa, J. Juan Chico, J. Viejo, M. J. Bellido, D. Guerrero, A. Millán & P. Ruiz-de-Clavijo, <u>A SOC DESIGN METHODOLOGY FOR LEON2 ON FPGA</u>, Universidad de Sevilla.
- 4. Volnei A. Pedroni, 2004, <u>Circuit Design with VHDL</u>, MIT Press, Cambridge, Massachusetts, London, England
- 5. PONG P. CHU, 2006, <u>RTL HARDWARE DESIGN USING VHDL</u>, Cleveland State University, WILEY INTERSCIENCE.
- Peter J. Ashenden, 1990, <u>The VHDL Cookbook</u>, Dept. Computer Science, University of Adelaide, SA, 1ST Edition
- 7. M. Morris Mano, 1993, *Computer System Architecture*, 3rd Edition, Prentice Hall Int.
- 8. Digitaaltehnika erikursus, <u>Digital Design Methodology</u>
- 9. Freescale Semiconductor, 2006, <u>CPU12 Reference Manual (CPU12RM); Motorola M68HC12 and HCS12 Microcontrollers</u>, Rev. 4.0
- 10. HC11: http://online.sfsu.edu/~valverde/ENGR/ENGR478_s07/welcome.htm, Dr. Ricardo V., 2004, Lcture Notes; ENGR 478,
- 11. LC3: http://www.et.byu.edu/groups/ece224web/lectures/LC3-2.pdf, 20/07/2009
- 12. http://www.eng.auburn.edu/~nelson/, 13/03/2009.
- 13. http://oucsace.cs.ohiou.edu/~avinashk/, 13/03/2009.
- 14. http://cs.lasierra.edu/~ehwang/mybook/toc.html, 13/03/2009.
- 15. http://lap2.epfl.ch/courses/archord1/, 13/03/2009.
- 16. http://www.ece.tamu.edu/~vinith/ecen248/index files/lab manual spring09.pdf, 13/03/2009
- 17. http://www.eda-stds.org/rassp/, 13/03/2009.
- 18. http://vlsi.ee.hacettepe.edu.tr/links.html, 13/03/2009.
- 19. Reto Z., 1999, <u>Lecture notes on Computer Arithmetic: Principles, Architectures, and VLSI Design</u>, Integrated Systems Laboratory, Swiss Federal Institute of Technology (ETH), Switzerland.

Appendices

Appendix A: Useful Tables for HC12 [9]

HC12 Addressing Modes:

M68HC12 Addressing Mode Summary

Addressing Mode	Source Format	Abbreviation	Description
Inherent	INST (no externally supplied operands)	INH	Operands (if any) are in CPU registers
Immediate	INST #opr8i or INST #opr16i	IMM	Operand is included in instruction stream 8- or 16-bit size implied by context
Direct	INST opr8a	DIR	Operand is the lower 8 bits of an address in the range \$0000-\$00FF
Extended	INST opr16a	EXT	Operand is a 16-bit address
Relative	INST rel8 or INST rel16	REL	An 8-bit or 16-bit relative offset from the current pc is supplied in the instruction
Indexed (5-bit offset)	INST oprx5,xysp	IDX	5-bit signed constant offset from X, Y, SP, or PC
Indexed (pre-decrement)	INST oprx3,-xys	IDX	Auto pre-decrement x, y, or sp by 1 ~ 8
Indexed (pre-increment)	INST oprx3,+xys	IDX	Auto pre-increment x, y, or sp by 1 ~ 8
Indexed (post-decrement)	INST oprx3,xys-	IDX	Auto post-decrement x, y, or sp by 1 ~ 8
Indexed (post-increment)	INST oprx3,xys+	IDX	Auto post-increment x, y, or sp by 1 ~ 8
Indexed (accumulator offset)	INST abd,xysp	IDX	Indexed with 8-bit (A or B) or 16-bit (D) accumulator offset from X, Y, SP, or PC
Indexed (9-bit offset)	INST oprx9,xysp	IDX1	9-bit signed constant offset from X, Y, SP, or PC (lower 8 bits of offset in one extension byte)
Indexed (16-bit offset)	INST oprx16,xysp	IDX2	16-bit constant offset from X, Y, SP, or PC (16-bit offset in two extension bytes)
Indexed-Indirect (16-bit offset)	INST [oprx16,xysp]	[IDX2]	Pointer to operand is found at 16-bit constant offset from X, Y, SP, or PC (16-bit offset in two extension bytes)
Indexed-Indirect (D accumulator offset)	INST [D,xysp]	[D,IDX]	Pointer to operand is found at X, Y, SP, or PC plus the value in D

CPU12 OPCODE Map Page1:

8 SUBB 3-4 EX 3	36 F1 3	100	24 EX 3	op .	7	ω.	2-4 EX 3	BTB 8	1 00	AB LOAB	3.6 F7 3	24 E		36 50	4	3.6 FA 3	4	3.6 FB 3 3.4 EX 3	9	2-4 EX 3	3.6 FD 3	8-4 E		1 9	3	
SUE SUE	E O	2 2 2	2 10 280	3 E3 3.	0	A SE	3 6	H 9	8 9	9 0	-	0	. E	285	٥	3 EA 3	0	ADC ADC	3 60	9	3 60	2 10	9 C	4 E	0 2	
B SUBB	B CMPB	-	2 01	2 03 0 ADDD	m	-	04 -	BIIIB	4 +	2 DI	1 07 8 TSTB		200	2000	64	A DA	04	1 08 3 8 A008 2 01 3	(4	0	, 2 00 , 2 00	69		0 (4	8	
A SUBB	A CMPB	0	A SECE	m	0	m	2 8		2 00	A LDAB			110 0	8 8	100	A CRAR	m	A ADDB	00	8	3 CD	6	S CE	3 CF	<u>≈</u>	
BA SUBA	3-6 B1	100	24 EX	38 83 GBD	7	3-8 B4 IA ANDA	-		0.00	AA LDAA	TENEXG	+	3.6 BB 3 (A EORA	98 2	*	3.6 BA	-	3.6 88 3.4 ADDA 3.4 EX	3.6 BC	#	3.6 BD Y CPY	4	X Se BE	3.8 BF	34 EX	
8 0	40 c	2	ø o	S 20	9	₹ [₹]	Q W	a e	2 %	9 .	¥ 2	-	₆ Ω ,	3 5	و ا	AA	0	AB O	ွဝ	2	a Ab	0 2	, o	3 AF	9	
3A SUBA	PA - 91	-	2 DI SBCA	30 2 SUBD	m	-		A BITA		A COLORA	-	-	227 16	58	- 01	AA OBAA		DA ADDA	C4		γ 2 90 γ CPγ	01	X CPX	0 (4	0	
S SUBA	M 4 ST	4 82	S SECA	C 4 SUBD	00	4	e 4		9	H DAA	4	00	4 .	8 8 8	m	9 SA	-	4B ADDA	0	m	3 80 Y CPY	on	X 3 SE	0 00.	8	
S NEG	M 26 74	3.6 72	2 X	0	4	LSH LSH	3-4 EX	0.0	7 00	# 20H	3.6 77 SR ASR	4	3:6 7:8 3. ASL	124 75	4	12-4 7A A A STAA	24 EX	12-4 78 3 48 STAB 3-48 3	STD STD	A	#2-4 70 TY STY	7	X STX		24	1
GB NEG	MB COM	-	20-	CB DEC	+	-				88 0 80 0 80 0	1 67 3 RB ASB	7	184 EU	2 8 2	0	6 8 P.		2 88 ±2-4 AB STAB 2 10 2-4	80	0	9 80	Cu .	X SETX		0	1
NEGA NEGB	COMA COMB	-	H INCH	-	-	LSRA LSRB			95 + 94	RA RORB	-			20 00	-	17 SA	ā	48 ‡7:10 58 3 CALL STAB 10 25 01 3	4	0	LR STY	0	BRSET STX	4F 4 5F	-	A-2
Y Y I	PULY 3 4	0	N H	PULB DECA	-	PSHX 2	- 04	PSHY ROLA	÷ 100	F PAA	PSHB ASBA	-	PULC AS	30 2 40 09UC 19D	-	34 3 44 Pill Call	-	8 2 48 PSH0 C/	Wayr BSET	#	O 6 4D RTS BCLR	-	WAI BR	OW: 0 4F	-	Key to Table A-2
BRA 2 H PL	- NR8	1 5	I I	BLS PU	cı		e4 8	SOS	34.16	SNE 3	E 03	61	3vc	" W W	64	15 M	CI.	WE WE	S NS	C4	34 3	C4	BGT NE	65	-	Key to
ANDOC B	EDIV 11	#	MUL -	EWOL E	+	- OOH	6, 7,4	89	, 4	SB.	JSR P	01	age 2	6 2 2 V	25	TA 2 24	2.4 B	EAS 28	SET 4	4	CLB 4 24	4	SET	000	2 2	
BGND A	MEM 6 11	-	¥.	0EY 1 13	-	. do	<u>≃</u> ∓		t o	JWP 3EX	SR 4	2 0	NX 1 P	00 T	-	AT C TY	-	81 84 ER	8SET 8	3-5 EX	80.8 B	10	BRSET BF	_	100	

CPU12 OPCODE Map Page2:

Table A-2. CPU12 Opcode Map (Sheet 2 of 2) LBLS È 20 MOWW MOVE MOW MOVE ABA MO DY:3

‡ Befer to instruction summary for different HC12 cycle count.
Page 2 When the CPU encounters a page 2 opcode (\$18 on page 1 of the opcode map), it treats the next byte of object code as a page 2 instruction opcode. Refer to instruction summary for more information.

he opcode \$04 (on sheet 1 of 2) corresponds to one of the loop primitive instructions DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE

CPU12 POSBYTE Map (Indexed Addressing Modes):

13 courty 13 courty 25 c	X'0	-16,X	X+'1	30 1,X,t	Y'0	50 -16,Y	1,47	1,Y+	90 0,SP	-16,8P	A0 1,+SP	95 1,8P+	8°8	-16,PC	E0 LX	F0 n,SP
1. 1. 1. 1. 1. 1. 1. 1.		o const	pur-pud	post-inc	Sb const	Sb const	pu-pud	post-inc	Sb const	Sb correct	pre-inc	post-tro	Sb const	Sb const	30 const	Sp const
1.44		-15,X	24 Z + X	31 2,X+	41 4,7	51 -15,Y 5h coppet	81 2,+Y	74 2,74	1,8P	-15,8P	2,+SP	2,8P+	2 4 5.4	-16,PC	E1 -0.X	48,4.
1.00 2.00			22	88	42	23	82	72	82	28	A2	82	8	02	E2	F2
1,000 1,00		-14,X	3,4X	3X4	2,7	Th comes	3,47	3,74	2,8P	-14,8P	3,489	3,8P+	2,PC	14.PC	16h comet	PS,n
1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,		- Contract	2 80	38	43	23	88	200	83	8 8	43	200	20 000	03	E3	100 000
14. 2x				4,X+	3,7	-13,Y	4.4	4,7.4	3,80	-13,8P	4,48	4,8P+	5.8	-13,PC	ILX!	In,SP
14. 14.	'n.	o const	pre-tro	post-tro	So correct	Sb const	pre-tre	poet-ho	Sb const	Sb correct	pre-Inc	post-inc	Sb const	So const	18b indr	16b ind
Second pre-70 post-70 post-7		***		3	110	75	84	74	84	3	A4	4	3	43.00	E4 . v	2
1		oonst Const	out-the	post-hig	Sp const	Sb const	ou-pue	000100	Sb const	Shooret	Dre-inc	post-inc	Sb const	Sp const	A offset	A office
14.13	Т		189	88	45	99	98	100	98	8	AS	160	8	90	53	£
16. 10 month pre-10 post-the Be const		-11,X		8,X+	λ'5	-11,Y	6,+7	8,Y.+	98,8	-11,8P	48+'8	8,8P+	5,PC	11,80	X'8	8,89
Sound Profession Professi		t const	pre-tho	post-hc	So const	Sb const	pu-pud	post-ho	Sb const	Sb const	pre-inc	post-inc	Sb const	Sp const	B offset	B officet
1		* 0,0	2	8	94	8	98	8	98	8	7.00	8	8	90	E8	92
1		o const	pre-tro	post-ho	Sb const	Sp const	purpud	poeting	Sb const	Sb corst	pre-inc	post-inc	Sb const	Sp const	D offset	D offset
19. 28. 28. 28. 28. 28. 28. 28. 28. 28. 28	-		27	37	47	15	67	"	87	16	A	18	3	10	E7	H
19		oonet	DIG-PIC	post-tro	Sp const	Sp const	pre-tro	post-inc	5b const	Sb correct	as+8b bue-fuc	post-ing	Sp const	Se const	D indred	O Profree
35 const. \$8X\$ \$8X	-		28		48	22	89	92	88	8	48	28	8	90	63	F8
10		-8,X	No.dor	Post-den	Property.	F COST	No.den	Prostator	Sh cond	de de de	appendent of the second	Post de	S B.P.C	Page 8	S const	Of const
1			2	8	40	9	00	2	08	3	60	2	0	00	03	92
15 court 19th-disc 10th disc 15 court 15 cour		-7.X	***	7X-	٥,٧	7.7	77	7.7-	98.0	-7.8P	7.48	7,89-	9,PC	-7.PC	74.	THE
14	-	o const	pre-dec	pep-tsod	Sb const	Sb const	pep-eud	poor-ged	5b const	Sb correct	pre-ded	post-dec	Sb const	Sb const	Ob const	90 const
So order Pre-dice post-dice So corner Pre-dice So corner So corner Pre-dice Pre-d	***	9	2A . v	38	44		84	74	40.00	8	AA co	88	8	04		74
15	-	onet c	pep-eud	pep-tood	So const	Sb const	pep-eud	post-dec	Sb const	Sb correct	pre-dec	post-dec	Sb const	Sp const	18b const	16b corre
Special product Special Specia	Т	00	98	88	48	88	88	æ	98	8	AB	88	89	80	83	FB
10 25 25 25 25 25 25 25 2		X P	× 50 00	No.	±,4	7 4	SIL	5,4-	41,59	4 100	9 2	5,8P-	1,70	P PP PP	P. 10	PPC
Source Part 12,7 12,7 12,7 12,2 12,2 12,2 14,2 12,2 14,2	T	1	8	2	40	25	7	70	BC STORES	3	2	2	8	00	EC	200
24 24 24 24 24 24 24 24		Ť	***	4X-	12,∀	Ť	7	4.4	12,SP	B)	97	4,SP-	12,PC	1	A.Y	A.P.
13	Т	Sucon	Die-dec	Dec-sed	1000000	500000	Dep-eud	20100	200000			200	So const	1900000	A OHSOIL	A CHES
Showled pre-dec post-dec Showled Sho		×	**	3X-	13.7	e P	\- -8	3.7-	13,59	986		3.8	3.5	3.PC	E. 8.7	5.8
15	77	o const	pre-dec	post-dec	So correct	Sb const	pep-eud	postdec	Sb const			post-dec	Sb const	Sp const	B offset	B offset
Shorter pre-dec post-dec Particle		2	2E .	, E	4E	35	9E	, E	96		AE	BE.	A.	90	EE	FE
1		2 const	Sep-euc	Dep-dec	So const	Sp const	Dep-eug	0001900	Sb const	Shooret	Dra-dec	2001-000	Sb const	Sp const	Doffset	Dofest
1,	Т		35	45	46	15	84	*	#	*	AF	45	8	40	13	#
Key to Table A-3 postbyte (hex)		-1,X	y-'-	post-dec	15,Y Sb const	Sp const	Pre-dec	postdec	15,SP 5b const	Sb const	pre-dec	-SP- post-dec	15,PC Sb const	Sp const	D'A	D Policy Designation
byte (hex)					Key t	o Table	4-3									
						a	ostbyte (h	(xei								
								*	5							


The Control Words for My Data Path Operations looks like:

HN 75		00000	00000	00000	ooooo	00000	00000	ουουο	00000	00000	00000	00000	00000	00000	00000	00000	00000	ooooo	00000	00000	00000	00000	ουουο	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	σοσοσ	00000	σοσοσ	00000	00000	ουουο
Acc CLR	CLA/B																				∢																		
8	MADto																																						
Address Muxs	AD2 _{1,0}	ç.	٥.	ç.	۵.	خ	ç.	٥.	ç.	ç.	٥.	ç.	ç.	ç.	ç.	٥.	٥.	۵.	٥.	٥.	٥.	ė	٥.	ç.	ç.	ė	ç.	ė.	è	ę.	خ	٥.	ç.	٥.	ç.	٥.	ė	ç.	٥.
Addr	MPC.co Plus2 MAD1.co MAD2.co MAD.co	ç.	۰.	ç.	۰.	٠.	٥.	ç.	ç.	ç.	٥.	ç.	ç.	ç.	۰.	رم.	ç.	۰.	ن	٥.	ن	خ	ç.	٥.	ç.	خ	ç.	ę.	خ	ن	۰.	٥.	ç.	٥.	ç.	ç.	ن	ç.	ç.
	Plus2 M																																						П
PC	MPCto	ç.	٥.	ç.	ç.	ė	٥.	ç.	ç.	ç.	٥.	٥.	ç.	ç.	ç.	ç.	ç.	ç.	خ	٥.	خ	غ	ç.	٥.	ç.	خ	ė.	ç.	خ	خ	ç.	٥.	ç.	ç.	ċ.	ç.	ç.	ç.	ç.
sx	MSP MCC _{1.0}	×	×	×	×	×	×	×	×	×	×	×	×	×	×	٥.	×	×	٥.	×	×	×	×	×	×	×	×	Rt.0	×	×	×	×	×	×	×	×	×	×	82
Registers IN Muxs	MSP	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	Х	œ	×	×	×	×	Rto	×	×	-	×	×	×	×	×	R2		R2
sters	X M X	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	œ	- ×	×	×	- ×	RugRu	×	×	×	×	×	×	×	×	R2 R2		R2 R2
Reg	CCM	Ê	×	_	Î	_	_	Î	Ê	Î	Ê	×	Ê	×	×	×	×	×	×	×	Н	×	æ	Ĺ	Ê	×	_	R _{to} R	_	_	×	_	^ ×	Ê	×	Ê	R2 R		R2 R
9	2 _{HL} MA	₽ -	^ X	XX	X	XX	×	×	×	×	×	^ XX	XX	××	(XX	^ X		××		^ X	H		×	11	X	11	11	Н	. XX	. XX	×	10	×	×	^ XX	×	XX B	\vdash	×
Acc Muxs	MD144 MD244 MACC MX MY	8	e ×	Н	× 00	× 00	×	×	×	×	×	×	\vdash	\vdash	×	10 X	\vdash	×	Н	×	Н	-	\vdash	XX	H	Н		Н	Н	Н	×	90	×	\vdash	×	×	Н		<u>ج</u>
ш	MBUS _{to} MC						\vdash		\vdash	\vdash			\vdash	×		10 00		×	10 CC (Ш	10 CC C			\vdash	005	Н				×				××	\vdash	_	\vdash	900? F
w MB	21.0 MBI	0	10	X	×	X 01	×	XX	XX	XX	×	XX D1	L	×	XX D	XX 10		×	Н	×		-	×	0		Н		Н	Н	L	XX XX	0	×	L	H	8 ×	Н	H	Н
Reg Out Mux MBUS	MR11,0 MR21,0	00	00	Н	00 00	XX 00	X 00	×	×	×	X 00	×	\vdash	\vdash	×	×		×	\vdash	X X	\vdash	x 00	×	01 00	\vdash	00 XX			Н	Н	X XX	00	×	\vdash	XX XX	X X	R1 XX		R1 XX
Mux Re		10	2	00	\vdash	00	8	8	8	8	8	×	××	×	-	8	\vdash	×	01 (10?	\vdash		×	10	H	01?	01 (Н		^ XX	10	<u></u>	\vdash	××	×	-5 E	×	e.
ALU IN Mux	Ld1 Ld2 MAA.co MAB.co	10	5	10	10	01	5	10	10	10	5	8	\vdash	×	8	10		X	10	. 200		Н	10	10	Н	1 600	10	Н	Н	Н	X	5	8	\vdash	X	×	_	X	913
MRead/ /	ᄪᅏ				띮	MR	뚪	쮼	Æ	Æ	Æ	MR.			찚					Æ				0		MR	0	R1		MR			Æ					MR	
		∢	×	∢	∢	∢	∢	∢	∢	∢	∢	ŝ	∢		ß	٠		٠		€	∢	-	œ	≻	٥	/M	Υ	R2	Ø	∢	SP	٥	È	∢	2,00	∢	R2	ŝ	쮼
ALU 0	<u>10</u>	∢ .	· ×	•	•	٠.	٠.	٠	٠.	٠.	٠.	2	٠.		2	<u>.</u>		<u>.</u>		2	٠.		· œ	_		M	0	R1 R2	۷.	٠.	SP .		2	•		٠ ﴿	R2 .	2	
$\overline{}$	Σ	•			•	•	•	•	•	•	•	•	•	•	•	•		•	•	•	•	•	•	>	•	•	•		•	•		<u>-</u>		•	•	•		•	•
ALU IN	<u>@</u>	<u>a</u>	×	Σ	Σ	M	Σ	Σ	Σ	Σ	Σ	Ŀ			Σ	Σ		Ŀ	<u>а</u>	-		μ	ç.	×	Σ	0	>	Ç-	4	⋖		<u>а</u>	-	9	S	⋖	Ç-	Σ	Ç.
\vdash	80 B	4	в 0	Ψ.	∢	4	∢	∢	∢	∢	∢ -	2	Ψ.		2	0			4	2	∢ .	4	۰.	0	-	Σ	-	e.	Σ.	2	- SP	∢	2	⋖	۵	0	<u>ن</u>	4	۰ ا
OPR	51	0	٥	0	0	-	-	0	٥	0	0	٥	٥	·	0	-	·	Ŀ	-	ç.	·	-	Ξ	٥	-	Ξ	-	·	·	·	·	-	٥	0	0	0	0	0	0
NLU.	23 83	0	0	0	0	0 0	0	0	0	0	0	-	-		0	-	· ·	<u>.</u>	0	6-	<u> </u>	0 0	-	-	0	0 0	-		H	<u>:</u>	-	-	0	0	0	0	0 0	0	9
Н	T S	<u>-</u>		•		<u> </u>	-	<u>-</u>	<u>-</u>	<u>-</u>		-	-									-	<u> </u>		Ť	-	Ť		H	Ť	<u> </u>	-	<u>-</u>	Ť	Ť	<u> </u>	-	Ť	Ħ
ᆵ	SWA	-	-	0	-	0	-	-	-	-	-	0	-						0		0	0	-	-	-	-	0	-	0	0		-		-	0	-		-	H
ALU Ctri	U_S DWB _{US} SWALS	8	5	00	8	00	8	8	8	8	8	8	00	:	00	8	:	;	00	8	00	00	5	9	10	01	10	10	00	00	10	8	8	8	00	8	10	00	5
		٠			·		·		·						٠		-	·						-	·		-					٥	٠	·		·	•	·	
PP	0 8	Ξ	ĕ	፮	ā	ă	₽	₫	20	₫	₫	ă	Ξ	R	ā	፮	R	교	ΗNΙ	₫	Ξ	M	RL9	Ξ	₽	₽	Ξ	Ξ	Σ	102	₽	Ξ	ă	Ξ	Ξ	Ξ	Ξ	₫	Ξ
#	}	8	က	 	e	8	е С				9	4			4	-	5	т	2	т	-	-	8	2	4	4	e	-	-	4	3	М	4	-	7	e	-	6	囯
bby 0#po#ori	5	ABA	ABX	ADCA#	ADCA 0	ADCA 0	ADCA 03	ADCA 03	ADCA 0 4	ADCA 0	ADCA 0 IDII	ASL	ASLA	BCC #8 31	BCLR	BITB#	BLT	BRA	CBA	CLR	CLRA	CMPA#	DBEQ 33	EDIVS 12	BMAXD	BMINM	BMNLS	ex(e	LDAA#	LDAAo	LEAS	MUL	NEG	NEGA	PSHA	AUL	SEX	STAAo	TFR

Sample of mostly used Control Words for Executing Instructions

Appendix B: Circuits used:

PC Increment Circuit (Faster)



FigureA.1: Fast Program Counter +1/+2 Increment Circuit (PC_INC)

Carry-Look-Ahead Adder

ci+1 = xiyi + ci(xi + yi)

If we let gi = xi yi

And pi = xi XOR yi

Then ci+1 = gi + pici

c1 = q0 + p0c0

c2 = g1 + p1c1 = g1 + p1(g0 + p0c0) = g1 + p1g0 + p1p0c0 (4.4)

c3 = g2 + p2c2 = g2 + p2(g1 + p1g0 + p1p0c0) = g2 + p2g1 + p2p1g0 + p2p1 p0c0 (4.5)

c4 = g3 + p3(g2 + p2g1 + p2p1g0 + p2p1p0c0) = g3 + p3g2 + p3p2g1 + p3p2p1g0 + p3p2p1p0c0




Figure A.2: Fast Carr-Look-Ahead Adder

Parallel Multiplier

Here all input bits are applied to the system simultaneously. Therefore, registers are not required. Notice that only AND gates and FA (full adder units) are necessary to construct a parallel multiplier. The operands are a and b (each of 16 bits), and the resulting product is prod (32 bits).





Figure A.3: Parallel Multiplier

32/17 Bit Divider: Non-Restoring (Fast Divider)



Condition Code Calculations (CCR)




Figure A.5: Condition Code Manipulation Circuit

S	S	S	S	Function	Function	Н	N	Z	V	C	16/8
3	2	1	0								
0	0	0	0	A+B	ADD						1/0
0	0	0	1	A+B+C_in	ADC						1/0
0	0	1	0	A-B-C_in	SBC						1/0
0	0	1	1	A-B	SUB/COMPAR						1/0
					E						
0	1	0	0	A DIV B	DIV	NC				NC	1/0
0	1	0	1	A+1	INC	NC				NC	1/0
0	1	1	0	A-1	DEC	NC				NC	1/0
0	1	1	1	A MUL B	MUL	NC	NC	NC	NC	B(7)	0
1	0	0	0	A AND B	AND	NC	1	1	0	NC	0
1	0	0	1	A OR B	OR	NC	1	1	0	NC	0
1	0	1	0	NOT(A)	1'S COMP	NC	1	1	0	NC	0
1	0	1	1	A XOR B	XOR	NC	1	1	0	NC	0
1	1	0	0	SHIFT R1 RIGHT	SHR						1/0
1	1	0	1	SHIFT R1 LEFT	SHL						1/0
1	1	1	0	ROTATE R1	ROR						1/0
				RIGHT							
1	1	1	1	ROTATE R1 LEFT	ROL						1/0

<u>Condition Codes Equations with some Manipulations!</u> (C = Calculated O = Value Before Calculation)

- HC This is the half-carry bit and is set if a carry or borrow out of bit three of the result occurs.
- NC If the most significant bit of the result is set. $N \le F(7)/F(15)/F(31)$
- ZC If the result is zero. $Z \le F(0) OR F(1) OR ... F(7)/F(15)$
- VC If two's-complement overflow occurs.
 - = (A AND B AND R') OR (A' AND B' AND R)
 - = (A AND B AND C_in') OR (A' AND B' AND C_in)
 - = C_in

 C_out; C_out = (A AND B) OR (A AND C_in) OR (B AND C_in)
 - $= C_{out}(15) \oplus C_{out}(16);$ $C_{out} = C_{out}(16), C_{in} = C_{out}(15)$

CC If a carry or borrow occurs. C <= C_out(16)

Appendix C: VHDL Codes The Project: (All Codes are embedded in the attached CD)

HERE ARE SOME IMPORTANT PARTS OF CONTROL UNIT CODE TO SHOW HOW IT WORKS:

```
WHEN EXECUTE =>
         IF -- IMM THEN
                   LdPC:='1'; MPC:="11"; Plus2:='0';
                                                           En:="10";
                   ELSE
                   En:="01";
         END IF;
         IF -- INH THEN
                   MAB:="01";
                   IF -- SINGLE YTE INSTRUCTION THEN
                             LdPC:='0';
                   ELSE
                             LdPC:='1'; MPC:="11"; Plus2:='0';
                   END IF;
         ELSIF -- mm=11(BCLR, BRCLR, BSET, BRSET), THEN
                   MAB:="11";
         ELSIF -- 00=10(NEG,TST: A, B AND MEM + CLR MEM) THEN
                   MAB:="10";
         ELSE -- THE REST OF (DI, EX, AND ID) THEN
                   MAB:="00";
         END IF;
         IF RELATIVE THEN REL := '1';
         ELSE
                   REL := '0';
         END IF:
-- HERE WILL BE ONLY FOR ADD EXAMPLE
         CLRA:='0'; MDH1:='0'; MDL1:='0'; MDH2:='0'; MDL2:='1'; MAA:='1'; MR1:="00"; DWB:="00";
         S U:='0'; S3:='0'; S2:='0'; S1:='0'; S0:='0'; SWAP:='0';
         IF ( REL='1' ) THEN
                   next sreg<=BRANCH;</pre>
         ELSIF NO WRITE THEN
                   next_sreg<=FETCH;</pre>
                   DONE:='1'; -- IN THE TRANSACTION TO NEW FETCH
         ELSE (WRITE
                   next_sreg<=RWRITE;
         END IF:
WHEN GETDATA =>
         next sreg<=EXECUTE;</pre>
         dX:='0'; LdY:='0'; LdSP:='0';
         IF -- Extend THEN
                   EX<= OFFSETH & OFFSETL;
                                                 MAD:="10";LdPC:='1'; MPC:="11"; Plus2:='1';
         ELSIF -- Direct THEN
                   DI<= "00000000" & OFFSETL;
                   MAD:="11";
                                       LdPC:='1'; MPC:="11"; Plus2:='0';
         ELSIF -- InDirect IndxED
                   EX <= DATAMEM;
                   MAD:="10";
```

```
ELSE
                  MAD:="01"; LdPC:='0';
        END IF:
WHEN RWRITE =>
                    -- SAMPLE EXECUTION OF ADDA
        next sreg<=FETCH;
        IF -- DI, EX OR ID THEN
                  BP LdPC:='0';
                  IF (POSTCODE(5) = '1') THEN -- PRE-POST
                            LOAD X, Y OR SP WITH NEW ADDRESS
                  ELSE
                            LdX:='0'; LdY:='0'; LdSP:='0';
                  END IF;
        END IF:
        CLRA:='0'; CLRB:='0'; MI:='1'; LdA:='1'; LdB:='0'; LdCC:='0'; LdPC:='0'; MACC:="01";
        DONE:='1'; -- IN THE TRANSACTION TO NEW FETCH
WHEN DCALADD =>
        next_sreg<=GETDATA;</pre>
        En:="01";
                  Χ
                            Υ
                                      SP
                                                CC
        MR2
                                                XX
                  10
                            10
                                      11
        MAD2
                             1
                                       1
                                                 0
        IF -- ACC OFFSET THEN
                  MAD1:="00"; MAD:="01";
                            --A
                                      --B
                                                --D
                                      :='0';
                  MDH1
                            :='0':
                                                :='1':
                  MDL1
                            :='0';
                                     :='1';
                                                :='1';
        ELSIF -- 16 THEN
                  MAD1:="11"; LdPC:='1'; MPC:="11"; Plus2:='1'; MAD:="01";
                  O16 <= OFFSETH & OFFSETL;
        ELSIF -- OFFSET9 THEN
                  MAD1:="10"; LdPC:='1'; MPC:="11"; Plus2:='0'; MAD:="01";
                  O95(7 DOWNTO 0) <= OFFSETH; O95(15 DOWNTO 8) <= (OTHERS => POSTCODE(0));
        ELSIF -- OFFSET5 THEN
                  MAD1:="10":
                  O95(4 DOWNTO 0) <= POSTCODE(4 DOWNTO 0); MAD:="01";
                  O95(15 DOWNTO 5) <= (OTHERS => POSTCODE(4));
        ELSIF - PRE-POST THEN
                  MAD1:="01"; MPC:="11"; Plus2:='0';
                  PRE_POST(3 DOWNTO 0) <= POSTCODE(3 DOWNTO 0);
                  PRE POST(15 DOWNTO 4) <= (OTHERS => POSTCODE(4));
                  IF -- PRE THEN
                                      MAD:="01";
                  ELSE -- POST MAD:="00";
WHEN ICALADD =>
                  next sreg<=GETADD;</pre>
                  MAD:="01"; En:="01";
                                                SP
                                                         CC
                            Χ
                                      Υ
                  MR2
                            10
                                                11
                                                         XX
                                      10
                  MAD2
                            1
                                                          0
IF -- DI THEN
                  MAD1:="00"; MDH1:='1'; MDL1:='1';
ELSIF -16I THEN
                  MAD1:="11"; LdPC:='1'; MPC:="11"; Plus2:='1'; O16<= OFFSETH & OFFSETL;
END IF;
```