



68 x 102 Dot Matrix LCD Controller/Driver

1. INTRODUCTION

ST7579 is a driver & controller LSI for graphic dot-matrix liquid crystal display systems. It contains 102-segment and 67-common with 1-icon-common driver circuits. This chip is connected directly to a microprocessor which accepts 3-line or 4-line serial peripheral interface (SPI) or 8-bit parallel interface. Display data stores in an on-chip display data RAM (DDRAM) of 68 x 102 bits. It performs display data RAM read/write operation with no external operating clock to minimize power consumption. In addition, because it contains power supply circuits to drive liquid crystal, it is possible to make a display system with the fewest components.

2. FEATURES

Single-chip LCD Controller & Driver

Driver Output Circuits

102-segment / 67-common+1-icon-common (1/68 duty)
102-segment / 32-common+1-icon-common (1/33 duty)
102-segment / 16-common+1-icon-common (1/17 duty)
(1/33 duty and 1/17 duty are under partial screen mode)

On-chip Display Data Ram

Capacity: 68X102=6,936 bits

Microprocessor Interface

- 8-bit parallel bi-directional interface supports
 6800-series or 8080-series MPU
- 3-line & 4-line SPI (serial peripheral interface) are available (write only)

External RESB (reset) pin

Built-in oscillation circuit

- Oscillator requires no external component

Low Power Consumption Analog Circuit

- Voltage booster (X3, X4, X5)
- Voltage regulator generates LCD operating voltage (Temperature Gradient: -0.11%/°C)
- Electronic contrast control (255 steps)
- Voltage follower generates LCD bias voltages
 (1/4 ~ 1/11 bias)

Wide supply voltage range

- VDD1 - VSS1: 1.8 ~ 3.3V

VDD2 – VSS2 : 2.4 ~ 3.3V

Display supply voltage range

Application Vop range: 4V ~ 9.5V

- Programmable voltage (Vop): 10.56V (max)

Temperature range: -30 to +85 °C Support LCD Module Size up to 1.8"

ST7579

6800, 8080, 4-Line, 3-Line interface



Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice.

3-1. ST7579 Pad Arrangement

Chip Size: 5570 um ×770 um

Bump Height: 15 um Chip Thickness: 480 um Bump Pitch: (minimum)

Unit: um

PAD Number	Pitch	PAD Number	Pitch
1~27, 130~156, 157~163, 243~250	37.20	212~213	48.59
28~129	33.00	213~216,218~221	33.30
27~28	62.91	216~217,217~218	38.80
129~130	60.70	221~222	46.31
163~164	329.58	228~229	66.44
164~207, 208~211,222~228,229~235,236~242	59.30	235~236	62.45
207~208	131.84	242~243	79.90
211~212	69.36		

^{*} Refer to "Pad Center Coordinates" section for ITO layout.




Fig 1.

3-2. Pad Center Coordinates




Fig 2. MX=0, MY=0

68 Duty (MY=0)

PAD NO.	PIN Name	Х	Y
1	COM[59]	2695.50	293.00
2	COM[58]	2658.30	293.00
3	COM[57]	2621.10	293.00
4	COM[56]	2583.90	293.00
5	COM[55]	2546.70	293.00
6	COM[54]	2509.50	293.00
7	COM[53]	2472.30	293.00
8	COM[52]	2435.10	293.00
9	COM[51]	2397.90	293.00
10	COM[50]	2360.70	293.00
11	COM[49]	2323.50	293.00
12	COM[48]	2286.30	293.00
13	COM[47]	2249.10	293.00
14	COM[46]	2211.90	293.00
15	COM[45]	2174.70	293.00
16	COM[44]	2137.50	293.00
17	COM[43]	2100.30	293.00
18	COM[42]	2063.10	293.00
19	COM[41]	2025.90	293.00
20	COM[40]	1988.70	293.00
21	COM[39]	1951.50	293.00
22	COM[38]	1914.30	293.00
23	COM[37]	1877.10	293.00
24	COM[36]	1839.90	293.00
25	COM[35]	1802.70	293.00
26	COM[34]	1765.50	293.00
27	COM[33]	1728.30	293.00
28	SEG[0]	1665.39	282.75
29	SEG[1]	1632.39	282.75
30	SEG[2]	1599.39	282.75

PAD NO.	PIN Name	х	Y
31	SEG[3]	1566.39	282.75
32	SEG[4]	1533.39	282.75
33	SEG[5]	1500.39	282.75
34	SEG[6]	1467.39	282.75
35	SEG[7]	1434.39	282.75
36	SEG[8]	1401.39	282.75
37	SEG[9]	1368.39	282.75
38	SEG[10]	1335.39	282.75
39	SEG[11]	1302.39	282.75
40	SEG[12]	1269.39	282.75
41	SEG[13]	1236.39	282.75
42	SEG[14]	1203.39	282.75
43	SEG[15]	1170.39	282.75
44	SEG[16]	1137.39	282.75
45	SEG[17]	1104.39	282.75
46	SEG[18]	1071.39	282.75
47	SEG[19]	1038.39	282.75
48	SEG[20]	1005.39	282.75
49	SEG[21]	972.39	282.75
50	SEG[22]	939.39	282.75
51	SEG[23]	906.39	282.75
52	SEG[24]	873.39	282.75
53	SEG[25]	840.39	282.75
54	SEG[26]	807.39	282.75
55	SEG[27]	774.39	282.75
56	SEG[28]	741.39	282.75
57	SEG[29]	708.39	282.75
58	SEG[30]	675.39	282.75
59	SEG[31]	642.39	282.75
60	SEG[32]	609.39	282.75

PAD NO.	PIN Name	х	Y
61	SEG[33]	576.39	282.75
62	SEG[34]	543.39	282.75
63	SEG[35]	510.39	282.75
64	SEG[36]	477.39	282.75
65	SEG[37]	444.39	282.75
66	SEG[38]	411.39	282.75
67	SEG[39]	378.39	282.75
68	SEG[40]	345.39	282.75
69	SEG[41]	312.39	282.75
70	SEG[42]	279.39	282.75
71	SEG[43]	246.39	282.75
72	SEG[44]	213.39	282.75
73	SEG[45]	180.39	282.75
74	SEG[46]	147.39	282.75
75	SEG[47]	114.39	282.75
76	SEG[48]	81.39	282.75
77	SEG[49]	48.39	282.75
78	SEG[50]	15.39	282.75
79	SEG[51]	-17.60	282.75
80	SEG[52]	-50.60	282.75
81	SEG[53]	-83.60	282.75
82	SEG[54]	-116.60	282.75
83	SEG[55]	-149.60	282.75
84	SEG[56]	-182.60	282.75
85	SEG[57]	-215.60	282.75
86	SEG[58]	-248.60	282.75
87	SEG[59]	-281.60	282.75
88	SEG[60]	-314.60	282.75
89	SEG[61]	-347.60	282.75
90	SEG[62]	-380.60	282.75

PAD NO.	PIN Name	х	Y
91	SEG[63]	-413.60	282.75
92	SEG[64]	-446.60	282.75
93	SEG[65]	-479.60	282.75
94	SEG[66]	-512.60	282.75
95	SEG[67]	-545.60	282.75
96	SEG[68]	-578.60	282.75
97	SEG[69]	-611.60	282.75
98	SEG[70]	-644.60	282.75
99	SEG[71]	-677.60	282.75
100	SEG[72]	-710.60	282.75
101	SEG[73]	-743.60	282.75
102	SEG[74]	-776.60	282.75
103	SEG[75]	-809.60	282.75
104	SEG[76]	-842.60	282.75
105	SEG[77]	-875.60	282.75
106	SEG[78]	-908.60	282.75
107	SEG[79]	-941.60	282.75
108	SEG[80]	-974.60	282.75
109	SEG[81]	-1007.60	282.75
110	SEG[82]	-1040.60	282.75
111	SEG[83]	-1073.60	282.75
112	SEG[84]	-1106.60	282.75
113	SEG[85]	-1139.60	282.75
114	SEG[86]	-1172.60	282.75
115	SEG[87]	-1205.60	282.75
116	SEG[88]	-1238.60	282.75
117	SEG[89]	-1271.60	282.75
118	SEG[90]	-1304.60	282.75
119	SEG[91]	-1337.60	282.75
120	SEG[92]	-1370.60	282.75

PAD NO.	PIN Name	X	Y
121	SEG[93]	-1403.60	282.75
122	SEG[94]	-1436.60	282.75
123	SEG[95]	-1469.60	282.75
124	SEG[96]	-1502.60	282.75
125	SEG[97]	-1535.60	282.75
126	SEG[98]	-1568.60	282.75
127	SEG[99]	-1601.60	282.75
128	SEG[100]	-1634.60	282.75
129	SEG[101]	-1667.60	282.75
130	COMS1	-1728.30	293.00
131	COM[0]	-1765.50	293.00
132	COM[1]	-1802.70	293.00
133	COM[2]	-1839.90	293.00
134	COM[3]	-1877.10	293.00
135	COM[4]	-1914.30	293.00
136	COM[5]	-1951.50	293.00
137	COM[6]	-1988.70	293.00
138	COM[7]	-2025.90	293.00
139	COM[8]	-2063.10	293.00
140	COM[9]	-2100.30	293.00
141	COM[10]	-2137.50	293.00
142	COM[11]	-2174.70	293.00
143	COM[12]	-2211.90	293.00
144	COM[13]	-2249.10	293.00
145	COM[14]	-2286.30	293.00
146	COM[15]	-2323.50	293.00
147	COM[16]	-2360.70	293.00
148	COM[17]	-2397.90	293.00
149	COM[18]	-2435.10	293.00
150	COM[19]	-2472.30	293.00

PAD NO.	PIN Name	х	Y
151	COM[20]	-2509.50	293.00
152	COM[21]	-2546.70	293.00
153	COM[22]	-2583.90	293.00
154	COM[23]	-2621.10	293.00
155	COM[24]	-2658.30	293.00
156	COM[25]	-2695.50	293.00
157	COM[32]	-2695.50	-293.00
158	COM[31]	-2658.30	-293.00
159	COM[30]	-2621.10	-293.00
160	COM[29]	-2583.90	-293.00
161	COM[28]	-2546.70	-293.00
162	COM[27]	-2509.50	-293.00
163	COM[26]	-2472.30	-293.00
164	VDX2O	-2142.72	-311.50
165	VDX2O	-2083.42	-311.50
166	VDX2O	-2024.11	-311.50
167	VSS1	-1964.81	-311.50
168	T11	-1905.50	-311.50
169	T12	-1846.19	-311.50
170	BR	-1786.89	-311.50
171	СР	-1727.58	-311.50
172	Т9	-1668.28	-311.50
173	T10	-1608.97	-311.50
174	PS2	-1549.67	-311.50
175	PS1	-1490.36	-311.50
176	PS0	-1431.06	-311.50
177	VMO	-1371.75	-311.50
178	VMO	-1312.45	-311.50
179	VMO	-1253.14	-311.50
180	VSS1	-1193.84	-311.50

PAD NO.	PIN Name	х	Υ
181	VDD1	-1134.54	-311.50
182	VDD1	-1075.23	-311.50
183	VDD1	-1015.92	-311.50
184	VDD1	-956.62	-311.50
185	VDD2	-897.32	-311.50
186	VDD2	-838.01	-311.50
187	VDD2	-778.70	-311.50
188	VDD2	-719.40	-311.50
189	RESB	-660.09	-311.50
190	CSB	-600.79	-311.50
191	RWR	-541.48	-311.50
192	ERD	-482.18	-311.50
193	A0	-422.88	-311.50
194	VDD1	-363.57	-311.50
195	D7	-304.27	-311.50
196	D6	-244.96	-311.50
197	D5	-185.66	-311.50
198	D4	-126.35	-311.50
199	D3	-67.05	-311.50
200	D2	-7.74	-311.50
201	D1	51.56	-311.50
202	D0	110.87	-311.50
203	osc	170.17	-311.50
204	VSS2	229.47	-311.50
205	VSS2	288.78	-311.50
206	VSS2	348.09	-311.50
207	VSS2	407.39	-311.50
208	VSS1	539.23	-311.50
209	VSS1	598.53	-311.50
210	VSS1	657.84	-311.50

PAD NO.	PIN Name	х	Y
211	VSS1	717.15	-311.50
212	VRS	786.51	-311.50
213	T1	835.10	-307.75
214	T2	868.40	-307.75
215	T3	901.70	-307.75
216	T4	935.00	-307.75
217	T0	973.80	-307.75
218	T5	1012.60	-307.75
219	T6	1045.90	-307.75
220	T7	1079.20	-307.75
221	T8	1112.50	-307.75
222	VGO	1158.81	-311.50
223	VGO	1218.11	-311.50
224	VGI	1277.42	-311.50
225	VGI	1336.72	-311.50
226	VGI	1396.03	-311.50
227	VGI	1455.33	-311.50
228	VGS	1514.64	-311.50
229	V0O	1581.08	-309.75
230	V0O	1640.38	-309.75
231	VOI	1699.69	-309.75
232	VOI	1759.00	-309.75
233	VOI	1818.30	-309.75
234	VOI	1877.60	-311.50
235	V0S	1936.91	-311.50
236	XV0O	1999.36	-311.50
237	XV0O	2058.67	-311.50
238	XV0I	2117.98	-311.50
239	XV0I	2177.28	-311.50
240	XV0I	2236.58	-311.50

PAD NO.	PIN Name	х	Y
241	XV0I	2295.89	-311.50
242	XV0S	2355.20	-311.50
243	COMS2	2435.10	-293.00
244	COM[60]	2472.30	-293.00
245	COM[61]	2509.50	-293.00
246	COM[62]	2546.70	-293.00
247	COM[63]	2583.90	-293.00
248	COM[64]	2621.10	-293.00
249	COM[65]	2658.30	-293.00
250	COM[66]	2695.50	-293.00

68 Duty (MY=1)

PAD NO.	PIN Name	Х	Y
1	COM[7]	2695.50	293.00
2	COM[8]	2658.30	293.00
3	COM[9]	2621.10	293.00
4	COM[10]	2583.90	293.00
5	COM[11]	2546.70	293.00
6	COM[12]	2509.50	293.00
7	COM[13]	2472.30	293.00
8	COM[14]	2435.10	293.00
9	COM[15]	2397.90	293.00
10	COM[16]	2360.70	293.00
11	COM[17]	2323.50	293.00
12	COM[18]	2286.30	293.00
13	COM[19]	2249.10	293.00
14	COM[20]	2211.90	293.00
15	COM[21]	2174.70	293.00
16	COM[22]	2137.50	293.00
17	COM[23]	2100.30	293.00
18	COM[24]	2063.10	293.00
19	COM[25]	2025.90	293.00
20	COM[26]	1988.70	293.00
21	COM[27]	1951.50	293.00
22	COM[28]	1914.30	293.00
23	COM[29]	1877.10	293.00
24	COM[30]	1839.90	293.00
25	COM[31]	1802.70	293.00
26	COM[32]	1765.50	293.00
27	COM[33]	1728.30	293.00
28	SEG[0]	1665.39	282.75
29	SEG[1]	1632.39	282.75
30	SEG[2]	1599.39	282.75

PAD NO.	PIN Name	X	Υ
31	SEG[3]	1566.39	282.75
32	SEG[4]	1533.39	282.75
33	SEG[5]	1500.39	282.75
34	SEG[6]	1467.39	282.75
35	SEG[7]	1434.39	282.75
36	SEG[8]	1401.39	282.75
37	SEG[9]	1368.39	282.75
38	SEG[10]	1335.39	282.75
39	SEG[11]	1302.39	282.75
40	SEG[12]	1269.39	282.75
41	SEG[13]	1236.39	282.75
42	SEG[14]	1203.39	282.75
43	SEG[15]	1170.39	282.75
44	SEG[16]	1137.39	282.75
45	SEG[17]	1104.39	282.75
46	SEG[18]	1071.39	282.75
47	SEG[19]	1038.39	282.75
48	SEG[20]	1005.39	282.75
49	SEG[21]	972.39	282.75
50	SEG[22]	939.39	282.75
51	SEG[23]	906.39	282.75
52	SEG[24]	873.39	282.75
53	SEG[25]	840.39	282.75
54	SEG[26]	807.39	282.75
55	SEG[27]	774.39	282.75
56	SEG[28]	741.39	282.75
57	SEG[29]	708.39	282.75
58	SEG[30]	675.39	282.75
59	SEG[31]	642.39	282.75
60	SEG[32]	609.39	282.75

PAD NO.	PIN Name	х	Y
61	SEG[33]	576.39	282.75
62	SEG[34]	543.39	282.75
63	SEG[35]	510.39	282.75
64	SEG[36]	477.39	282.75
65	SEG[37]	444.39	282.75
66	SEG[38]	411.39	282.75
67	SEG[39]	378.39	282.75
68	SEG[40]	345.39	282.75
69	SEG[41]	312.39	282.75
70	SEG[42]	279.39	282.75
71	SEG[43]	246.39	282.75
72	SEG[44]	213.39	282.75
73	SEG[45]	180.39	282.75
74	SEG[46]	147.39	282.75
75	SEG[47]	114.39	282.75
76	SEG[48]	81.39	282.75
77	SEG[49]	48.39	282.75
78	SEG[50]	15.39	282.75
79	SEG[51]	-17.60	282.75
80	SEG[52]	-50.60	282.75
81	SEG[53]	-83.60	282.75
82	SEG[54]	-116.60	282.75
83	SEG[55]	-149.60	282.75
84	SEG[56]	-182.60	282.75
85	SEG[57]	-215.60	282.75
86	SEG[58]	-248.60	282.75
87	SEG[59]	-281.60	282.75
88	SEG[60]	-314.60	282.75
89	SEG[61]	-347.60	282.75
90	SEG[62]	-380.60	282.75

PAD NO.	PIN Name	х	Y
91	SEG[63]	-413.60	282.75
92	SEG[64]	-446.60	282.75
93	SEG[65]	-479.60	282.75
94	SEG[66]	-512.60	282.75
95	SEG[67]	-545.60	282.75
96	SEG[68]	-578.60	282.75
97	SEG[69]	-611.60	282.75
98	SEG[70]	-644.60	282.75
99	SEG[71]	-677.60	282.75
100	SEG[72]	-710.60	282.75
101	SEG[73]	-743.60	282.75
102	SEG[74]	-776.60	282.75
103	SEG[75]	-809.60	282.75
104	SEG[76]	-842.60	282.75
105	SEG[77]	-875.60	282.75
106	SEG[78]	-908.60	282.75
107	SEG[79]	-941.60	282.75
108	SEG[80]	-974.60	282.75
109	SEG[81]	-1007.60	282.75
110	SEG[82]	-1040.60	282.75
111	SEG[83]	-1073.60	282.75
112	SEG[84]	-1106.60	282.75
113	SEG[85]	-1139.60	282.75
114	SEG[86]	-1172.60	282.75
115	SEG[87]	-1205.60	282.75
116	SEG[88]	-1238.60	282.75
117	SEG[89]	-1271.60	282.75
118	SEG[90]	-1304.60	282.75
119	SEG[91]	-1337.60	282.75
120	SEG[92]	-1370.60	282.75

PAD NO.	PIN Name	Х	Y
121	SEG[93]	-1403.60	282.75
122	SEG[94]	-1436.60	282.75
123	SEG[95]	-1469.60	282.75
124	SEG[96]	-1502.60	282.75
125	SEG[97]	-1535.60	282.75
126	SEG[98]	-1568.60	282.75
127	SEG[99]	-1601.60	282.75
128	SEG[100]	-1634.60	282.75
129	SEG[101]	-1667.60	282.75
130	COMS1	-1728.30	293.00
131	COM[66]	-1765.50	293.00
132	COM[65]	-1802.70	293.00
133	COM[64]	-1839.90	293.00
134	COM[63]	-1877.10	293.00
135	COM[62]	-1914.30	293.00
136	COM[61]	-1951.50	293.00
137	COM[660	-1988.70	293.00
138	COM[59]	-2025.90	293.00
139	COM[58]	-2063.10	293.00
140	COM[57]	-2100.30	293.00
141	COM[56]	-2137.50	293.00
142	COM[55]	-2174.70	293.00
143	COM[54]	-2211.90	293.00
144	COM[53]	-2249.10	293.00
145	COM[52]	-2286.30	293.00
146	COM[51]	-2323.50	293.00
147	COM[50]	-2360.70	293.00
148	COM[49]	-2397.90	293.00
149	COM[48]	-2435.10	293.00
150	COM[47]	-2472.30	293.00


PAD NO.	PIN Name	х	Y
151	COM[46]	-2509.50	293.00
152	COM[45]	-2546.70	293.00
153	COM[44]	-2583.90	293.00
154	COM[43]	-2621.10	293.00
155	COM[42]	-2658.30	293.00
156	COM[41]	-2695.50	293.00
157	COM[34]	-2695.50	-293.00
158	COM[35]	-2658.30	-293.00
159	COM[36]	-2621.10	-293.00
160	COM[37]	-2583.90	-293.00
161	COM[38]	-2546.70	-293.00
162	COM[39]	-2509.50	-293.00
163	COM[40]	-2472.30	-293.00
164	VDX2O	-2142.72	-311.50
165	VDX2O	-2083.42	-311.50
166	VDX2O	-2024.11	-311.50
167	VSS1	-1964.81	-311.50
168	T11	-1905.50	-311.50
169	T12	-1846.19	-311.50
170	BR	-1786.89	-311.50
171	СР	-1727.58	-311.50
172	T9	-1668.28	-311.50
173	T10	-1608.97	-311.50
174	PS2	-1549.67	-311.50
175	PS1	-1490.36	-311.50
176	PS0	-1431.06	-311.50
177	VMO	-1371.75	-311.50
178	VMO	-1312.45	-311.50
179	VMO	-1253.14	-311.50
180	VSS1	-1193.84	-311.50

PAD NO.	PIN Name	х	Y
181	VDD1	-1134.54	-311.50
182	VDD1	-1075.23	-311.50
183	VDD1	-1015.92	-311.50
184	VDD1	-956.62	-311.50
185	VDD2	-897.32	-311.50
186	VDD2	-838.01	-311.50
187	VDD2	-778.70	-311.50
188	VDD2	-719.40	-311.50
189	RESB	-660.09	-311.50
190	CSB	-600.79	-311.50
191	RWR	-541.48	-311.50
192	ERD	-482.18	-311.50
193	A0	-422.88	-311.50
194	VDD1	-363.57	-311.50
195	D7	-304.27	-311.50
196	D6	-244.96	-311.50
197	D5	-185.66	-311.50
198	D4	-126.35	-311.50
199	D3	-67.05	-311.50
200	D2	-7.74	-311.50
201	D1	51.56	-311.50
202	D0	110.87	-311.50
203	osc	170.17	-311.50
204	VSS2	229.47	-311.50
205	VSS2	288.78	-311.50
206	VSS2	348.09	-311.50
207	VSS2	407.39	-311.50
208	VSS1	539.23	-311.50
209	VSS1	598.53	-311.50
210	VSS1	657.84	-311.50

PAD NO.	PIN Name	х	Y
211	VSS1	717.15	-311.50
212	VRS	786.51	-311.50
213	T1	835.10	-307.75
214	T2	868.40	-307.75
215	Т3	901.70	-307.75
216	T4	935.00	-307.75
217	T0	973.80	-307.75
218	T5	1012.60	-307.75
219	Т6	1045.90	-307.75
220	T7	1079.20	-307.75
221	Т8	1112.50	-307.75
222	VGO	1158.81	-311.50
223	VGO	1218.11	-311.50
224	VGI	1277.42	-311.50
225	VGI	1336.72	-311.50
226	VGI	1396.03	-311.50
227	VGI	1455.33	-311.50
228	VGS	1514.64	-311.50
229	V0O	1581.08	-309.75
230	V0O	1640.38	-309.75
231	VOI	1699.69	-309.75
232	VOI	1759.00	-309.75
233	VOI	1818.30	-309.75
234	VOI	1877.60	-311.50
235	VOS	1936.91	-311.50
236	XV0O	1999.36	-311.50
237	XV0O	2058.67	-311.50
238	XV0I	2117.98	-311.50
000			
239	XV0I	2177.28	-311.50

PAD NO.	PIN Name	Х	Υ
241	XV0I	2295.89	-311.50
242	XV0S	2355.20	-311.50
243	COMS2	2435.10	-293.00
244	COM[6]	2472.30	-293.00
245	COM[5]	2509.50	-293.00
246	COM[4]	2546.70	-293.00
247	COM[3]	2583.90	-293.00
248	COM[2]	2621.10	-293.00
249	COM[1]	2658.30	-293.00
250	COM[0]	2695.50	-293.00

4. BLOCK DIAGRAM



5. PINNING DESCRIPTIONS

LCD Driver Output Pins

Pin Name	Туре			Description		No. of Pins			
		LCD segment dri							
		The display data	The display data and the frame control the output voltage.						
	Display data	Frame	Segment drive	r output voltage					
		Display data	Traine	Normal display	Reverse display				
SEG0 to SEG101	0	Н	+	VG	VSS	102			
		Н	-	VSS	VG				
		L	+	VSS	VG				
		L	-	VG	VSS				
		Display OFF, Power Save		VSS	VSS				
		LCD common dri							
		The internal scanning signal and the frame control the output voltage.							
		Soon signal	Frame	Common driver output voltage					
		Scan signal		Normal display	Reverse display				
COM0 to COM66	0	Н	+	XVO		67			
		Н	-	,	V 0				
		L	+	\	/M				
		L	-	\	/M				
		Display OFF, Po	ower Save	VSS					
COME4 COMES		LCD common dri	ver outputs	for icons.					
COMS1,COMS2	0	The output signal	s of these t	wo pins are the sam	e.	2			
(COMS)		When icon featur	When icon feature is not used, these pins should be left open.						

Microprocessor Interface Pins

Pin Name	Туре		Description					
		Micropro	cessor i	nterface	select pins.			
		PS2	PS1	PS0	Selected Interface			
DOIO.OI		"L"	"L"	"L"	4 Pin-SPI MPU interface			
PS[2:0]	I	"H"	"L"	"L"	3 Pin-SPI MPU interface	3		
		"L"	"H"	"L"	8080-series parallel MPU interface			
		"H"	"H"	"L"	6800-series parallel MPU interface			
		Chip sel	Chip select input pin.					
CSB	I	Interface	access	is enabl	ed when CSB is "L".	1		
		When C	SB is no	n-active	(CSB="H"), D[7:0] pins are high impedance	ı.		
RESB		Reset in	Reset input pin.					
KESB	I	When R	When RESB is "L", internal initialization is executed.					
		It determ	determines whether the access is related to data or command.					
A0		A0="H" :	Indicate	s that D	[7:0] are display data.	1		
AU	'	A0="L" :	Indicate	s that D[[7:0] are control data.	'		
		A0 is no	t used in	3-Line S	SPI interface and should fix to "H" by VDD1.			

Pin Name	Туре				Description	No. of Pins					
		Read/V	Vrite execution	n control	pin. When PS[1:0]=(H,L),						
		PS2	MPU Type	RWR	Description						
		6800		Read/Write control input pin.							
		Н	series	R/W	R/W="H": read.						
RWR	I		361163		R/W="L": write.	1					
			8080		Write enable input pin.						
		L	series	WR	Signals on D[7:0] will be latched at the rising						
			301103		edge of /WR signal.						
		RWR is	s not used in s	serial inte	rfaces and should fix to "H" by VDD1.						
		Read/V	Vrite execution	n control	pin. When PS[1:0]=(H,L),						
		PS2	MPU Type	ERD	Description						
			H 6800 series	E	Read/Write control input pin.	1					
					R/W="H": When E is "H", D[7:0] are in an						
ERD		H			output status.						
LIND	•				R/W="L": Signals on D[7:0] are latched at the						
						falling edge of E signal.					
			8080	/RD	Read enable input pin.						
								series		When /RD is "L", D[7:0] are in output status.	
		ERD is	not used in s	erial inte	rfaces and should fix to "H" by VDD1.						
		When	using 8-bit pa	arallel in	terface: 6800 or 8080 mode						
	1/0				Connect to the data bus of 8-bit microprocessor.						
		+	When CSB is non-active (CSB="H"), D[7:0] pins are high impedance.								
D[7:0]			•		: 4-LINE or 3-LINE	8					
					fix to "H" by VDD1.						
	ı			· ·	t, must be connected together.						
				Serial clock input.							
		When	CSB is non-ac	ctive (CSI	B="H"), D[7:0] pins are high impedance.	<u> </u>					

Note:

1. After VDD1 is turned ON, any MPU interface pins cannot be left floating.

Clock System Input

Pin Name	Type	Description	No. of Pins
		OSC="H" : On-chip oscillator is used. Connect to VDD1 to set OSC="H".	
		OSC=External clock: Use external clock. Connect external clock to this pin.	
		OSC="L": Stop system clock. The whole circuit is stopped except the logical	
020	000	and DDRAM circuits.	4
OSC I	It is not recommended to stop the system clock. When system clock is stopped,	1	
		the driver outputs (SEGx & COMx) will be hold at the last state (like DC output)	
		and the liquid crystal maybe polarized. To avoid this, never stop system clock	
		before entering Power Down Mode.	

Power System Pins

Pin Name	Туре	Description	No. of Pins
V004	Dawer	Digital ground. Connect to VSS2 externally.	4
VSS1	Power	For pins that are set to be "L", connect them to this power (use VSS1 for "L").	4
VSS2	Power	Analog ground. Connect to VSS1 externally.	6
VDX2O	Power	Power for test mode. Left this pin floating.	3
VDD4	D	Digital power. If VDD1=VDD2, connect to VDD2 externally.	_
VDD1	Power	For pins that are set to be "H", connect them to this power (use VDD1 for "H").	5
VDD2	Power	Analog power. If VDD1=VDD2, connect to VDD1 externally.	4
		LCD driving voltage for commons at negative frame.	
V0	D	$V0 \ge VG > VM > VSS \ge XV0$	_
(V0O, V0I, V0S)	Power	V0O, V0I & V0S should be separated in ITO layout.	7
		V0O, V0I & V0S should be connected together in FPC layout.	
XV0		LCD driving voltage for commons at positive frame.	
(XV0O, XV0I,	Power	XV0O, XV0I & XV0S should be separated in ITO layout.	7
XV0S)		XV0O, XV0I & XV0S should be connected together in FPC layout.	
		LCD driving voltage for segments.	
VG	Dawer	VGO, VGI & VGS should be separated in ITO layout.	_
(VGO, VGI, VGS)	Power	VGO, VGI & VGS should be connected together in FPC layout.	7
		1.24 ≤ VG < VDD2.	
\/MO	Dawar	VM output. LCD driving voltage for commons.	4
VMO	Power	0.62V ≤ VM < VDD2.	4
VRS	Dawer	Test pin for monitoring voltage reference level.	4
VKS	Power	This pin must be left open (without any kinds of connection).	1
		Booster configuration pin for default setting : "L"=4X; "H"=5X.	
СР	I	This pin set the default booster stage after reset.	1
		The booster stage can be changed by software instruction.	
		Bias circuit configuration pin for default setting : "L"=1/7; "H"=1/9.	
BR	I	This pin set the default value of bias ratio after reset.	1
		The bias ratio can be changed by software instruction.	

Test Pins

100111110			
Pin Name	Туре	Description	No. of Pins
T0~T10	т	Do NOT use. Reserved for testing.	11
10~110	I	Must be floating.	11
T44	Т	Do NOT use. Reserved for testing.	
T11		Must be "H". Connect to VDD1 for pull-high.	1
T40	_	Do NOT use. Reserved for testing.	_
T12	ı	Must be "H". Connect to VDD1 for pull-high.	1

Recommend ITO Resistance

Pin Name	ITO Resistance
T[0:10], VRS, VDX2O	Floating
VDD1, VDD2, VSS1, VSS2	< 100Ω
V0(V0I, V0O, V0S), VG(VGI, VGO, VGS), XV0(XV0I, XV0O, XV0S), VMO	< 300Ω
A0, RWR, ERD, CSB, D[7:0] *1	< 1ΚΩ
PS[2:0], OSC *2, CP, BR, T11, T12	< 5ΚΩ
RESB ^{*3}	< 10ΚΩ

Note:

- 1. If using 3-Line or 4-Line SPI interface with VDD1 less than 2.4V, the SDA signal resistance should be less than 500Ω.
- If using internal clock, OSC is connect to VDD1 and the limitation of ITO resistance will be "No Limitation".
 If using external clock, the ITO resistance of OSC should be kept lower than 300Ω to keep the clock signal quality.
- 3. To prevent the ESD pulse resetting the internal register, applications should increase the resistance of RESB signal (add a series resistor or increase ITO resistance). The value is different from modules.
- 4. The option setting to be "H" should connect to VDD1.
- 5. The option setting to be "L" should connect to VSS1.

6. FUNCTIONS DESCRIPTION

Microprocessor Interface

Chip Select Input

CSB pin is used for chip selection. ST7579 can interface with an MPU when CSB is "L". When CSB is "H", the inputs of A0, ERD and RWR with any combination will be ignored and D[7:0] are high impedance. In 3-Line and 4-Line serial interface, the internal shift register and serial counter are reset when CSB is "H".

Parallel / Serial Interface

ST7579 has types of interface for kinds of MPU. The MPU interface is selected by PS[2:0] pins as shown in table 1.

Table 1. Parallel/Serial Interface Mode

F	PS2	PS1	PS0	CSB	A0	ERD	RWR	D[7:0]	MPU Interface
	"L"	"L"	"L"	CSB	A0			Refer to serial interface.	4-Line SPI interface
-	"H"	"L"	"L"	COD				Refer to Serial Interface.	3-Line SPI interface
	"L"	"H"	"L"	CSB	RD /RD /WR		D[7:0]	8080-series parallel interface	
4	"H"	"H"	"L"	CSB A0		Е	R/W	D[7:0]	6800-series parallel interface

^{*} The un-used pins are marked as "---" and should be fixed to "H" by VDD1.

Parallel Interface

The 8-bit bi-directional data bus is used in parallel interface and the type of MPU is selected by PS2 (fix PS1=H, PS0=L) as shown in table 2. The data transfer type is determined by signals of A0, ERD and RWR as shown in table 3.

Table 2. Microprocessor Selection for Parallel Interface

PS2	PS1	PS0	CSB	A0	ERD	RWR	D[7:0]	MPU Interface	
"L"	"H"	"L"	CSB A0		/RD	WR	D[7:0]	8080-series	
"H"	"H"	"L"	CSB	AU	E	R/W	[٥. ١]ط	6800-series	

Table 3. Parallel Data Transfer

Common	6800-	series	8080-	series	Description
Α0	E (ERD)	R/W (RWR)	/RD (ERD)	/WR (RWR)	Description
"H"	"H"	"H"	"L"	"H"	Display data read out
"H"	"H"	"L"	"H"	"L"	Display data write
"L"	"H"	"H"	"L"	"H"	Internal status read
"L"	"H"	"L"	"H"	"L"	Writes to internal register (instruction)

NOTE: In 6800-series interface mode, fixing E (ERD) pin at high can use CSB as enable signal instead. In this case, interface data is latched at the rising edge of CSB and the type of data transfer is determined by signals at A0 and R/W (RWR) pins as defined in 6800-series mode.

Setting Serial Interface

Serial Mode	PS[2:0]	CSB	Α0	ERD	RWR	D[7:0]
4-Line SPI interface	"L, L, L"	CSB	A0			,,, SDA, SDA, SDA, SCLK
3-Line SPI interface	"H, L, L"	CSB				,,, SDA, SDA, SDA, SCLK


^{*} The un-used pins are marked as "---" and should be fixed to "H" by VDD1.

Note:

- 1. The option setting to be "H" should connect to VDD1.
- 2. The option setting to be "L" should connect to VSS1.


PS2= "L", PS1= "L", PS0= "L": 4-line SPI interface

When ST7579 is active (CSB="L"), serial data (SDA) and serial clock (SCLK) inputs are enabled. When ST7579 is not active (CSB="H"), the internal 8-bit shift register and 3-bit counter are reset. The display data/command indication is controlled by the register selection pin (A0). The signals transferred on data bus will be display data when A0 is high and will be instruction when A0 is low. The read feature is not supported in this mode. Serial data on SDA is latched at the rising edge of serial clock on SCLK. After the 8th serial clock, the serial data will be processed as 8-bit parallel data. The DDRAM column address pointer will be increased by one automatically after each byte of DDRAM access.




PS2= "L", PS1= "L", PS0= "H": 3-line SPI interface


When ST7579 is active (CSB="L"), serial data (SDA) and serial clock (SCLK) inputs are enabled. When ST7579 is not active (CSB="H"), the internal 8-bit shift register and 3-bit counter are reset. The A0 pin is not available in this mode. Before issuing serial data, an A0 bit is required to indicate the following 8-bit signals are data or instruction. The read feature is not supported in this mode. Serial data on SDA is latched at the rising edge of serial clock on SCLK. After the 9th serial clock, the serial data will be processed as 8-bit parallel data. The DDRAM column address pointer will be increased by one automatically after each byte of DDRAM access.



Data Transfer

ST7579 uses bus holder and internal data bus for data transfer with MPU. When writing data from the MPU to on-chip RAM, data is automatically transferred from the bus holder to the RAM as shown in Fig 6. And when reading data from on-chip RAM to the MPU, the data for the initial read cycle is stored in the bus holder (dummy read) and the MPU reads this stored data from bus holder for the next data read cycle as shown in Fig 7. This means that a dummy read cycle must be inserted between each pair of address sets when a sequence of address sets is executed. Therefore, the data of the specified address cannot be output with the read display data instruction right after the address sets, but can be output at the second read of data.





Display Data RAM (DDRAM)

ST7579 contains a 68X102 bit static RAM that stores the display data. The display data RAM (DDRAM) store the dot data for the LCD. It is an addressable array with 102 columns by 68 rows (8-page with 8-bit, 1-page with 3-bit and 1-page with 1-bit). The X-address is directly related to the column output number. Each pixel can be selected when the page and column addresses are specified. The rows are divided into: 8 pages (page 0~7) each with 8 lines (for COM0~63), the 8th page with 3 lines (for COM64~66) and the 9th page with only 1 line (the 67th row, COMS, for icon). The display data (D7~D0) corresponds to the LCD common-line direction (default: D0 at top when DO=0). Those pages with 8 lines can be accessed through D[7:0] directly. When accessing those pages with fewer than 8 lines, the valid bit(s) in D[7:0] should be checked. Refer to Fig 9 and Fig 10 for detailed illustration. The microprocessor can write to and read from (only Parallel interfaces) DDRAM by the I/O buffer. Since the LCD controller operates independently, data can be written into DDRAM at the same time as data is being displayed without causing the LCD flicker or data-conflict.

Page Address Circuit

This circuit is for providing a Page Address to Display Data RAM. It incorporates 4-bit Page Address register changed by only the "Set Page" instruction. Page Address 9 is a special RAM area for the icons and display data is only 1-bit valid (DO=0, D0 is valid; DO=1, D7 is valid).

Line Address Circuit

This circuit assigns DDRAM a Start Line Address corresponding to the first common output (COM0) of the LCD module. Therefore, by setting Line Address repeatedly, it is possible to realize the screen scrolling and page switching without changing the contents of on-chip RAM as shown in Fig 12. The Line Address Circuit incorporates 7-bit Line Counter and 7-bit Line Address Register (which can be changed by Set Start Line instruction). At the beginning of each LCD frame, the Line Address Register is copied into the Line Counter. The line which is specified by the counter will transfer 102-bit data to the display data latch circuit. At the next line period, the Line Counter is increased by one and the next line will transfer the next 102-bit data to the display data latch circuit. The 102-bit icon data are transferred at the last line period during each frame. The icon data cannot be scrolled as normal data because the icon data are fixed to transfer at the last line period during each frame.

Column Address Circuit

Column Address Circuit has an 8-bit preset counter that provides Column Address to the DDRAM. The display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read/write command. This allows the MPU display data to be accessed continuously.

Register MX and MY makes it possible to invert the relationship between the addresses (Line Address and Column Address) and the outputs (COM/SEG). It is necessary to rewrite the display data into built-in RAM after changing MX setting.

The relation between DDRAM and outputs with different MX or MY setting is shown below.




Fig 8. Relationship between DDRAM and Outputs (COM/SEG)


Addressing


Data is downloaded in bytes into the Display Data RAM matrix of ST7579 as shown below. The Display Data RAM has a matrix of 68 by 102 bits. The address pointer addresses the columns. The address ranges are: X 0 to 101 (1100101), Y 0 to 9 (1001) .Addresses outside these ranges are not allowed.


In horizontal addressing mode the X address increments after each byte (see Fig 11). After the last X address (X = 101), X wraps around to 0 and Y increments to address the next row.

After the very last address (X = 101, Y = 8) the address pointers wrap around to address (X = 0, Y = 0)

Data Structure













Fig 12. Display Data RAM Map (68 COM)

Partial Display on LCD

ST7579 realizes the Partial Display function on LCD with low-duty driving for saving power consumption and showing the various display duty. To show the various display duty on LCD, LCD driving duty and bias are programmable via the instruction. And, built-in power supply circuits are controlled by the instruction for adjusting the LCD driving voltages.








Liquid Crystal Driver Power Circuit

The Power Supply circuits generate the voltage levels necessary to drive liquid crystal driver circuits with low power consumption and the fewest components. There are voltage converter circuits, voltage regulator circuits, and voltage follower circuits. They are controlled by power control instruction.

External Power Components

The recommended external power components need only 2 capacitors. The detailed values of these two capacitors are determined by the panel size and loading.



The referential external component values are listed below (it is determined by the worse condition of 1.4" panel). Customer applications are not necessary the same as these values. The value should be determined by customer's LCD module (panel loading and ITO resistance) and application (VDD, V0, bias and etc.).

C1=0.1uF~1uF (Non-Polar/6V, default 0.1uF)

C2=0.1uF~1uF (Non-Polar/16V, default 0.1uF)

R1=47K Ω ~100K Ω (default 47K Ω)

R2=500K Ω ~1M Ω (default 500K Ω)

7. RESET CIRCUIT

Setting RESB to "L" or RESET instruction can initialize internal function. While RESB is "L", no instruction except read status can be accepted. RESB pin must connect to the reset pin of MPU and initialization by RESB pin is essential before operating.

When RESB becomes "L", the following procedures will start.

Power Down Mode: PD=1 (Analog Power OFF, Oscillator OFF & COM/SEG output at VSS)

Page Address: Y[3:0]=0
Column Address: X[6:0]=0
COM Scan Direction: MY=0
SEG Select Direction: MX=0
Data Orientation: DO=0

Display Control: Display OFF: D=E=0 Normal Instruction Set: H[1:0]=(0,0) Frame Rate: FR[2:0]=(1,0,0) (73Hz)

Partial Display Mode: PS=0 (Partial Display OFF); WS=0

N-Line Inversion: NL[4:0]=0 (Disabled)

Booster setting: BE[1:0]=(10); PC[1:0] Depends on "CP" setting

Initial V0 Setting: V_{OP}[6:0]=0; PRS=0 (Regulator OFF)

Bias system: BS[2:0] Depends on "BR" setting

After power-on, RAM data are undefined and the display status is "Display OFF". It's better to initialize whole DDRAM (ex: fill all 00h or write the display pattern) before turning the Display ON.

8. INSTRUCTION TABLE

INSTRUCTION	A0	R/W			С	OMMAI	ND BYT	Έ			DESCRIPTION
INSTRUCTION	ΑU	(RWR)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION
H[1:0] Independent Ins	struct	ion									
NOP	0	0	0	0	0	0	0	0	0	0	No operation
Reserved	0	0	0	0	0	0	0	0	0	1	Do not use
Function Set	0	0	0	0	1	MX	MY	PD	H1	H0	Power down; entry mode; Select instruction table
Read Status	0	1	PD	0	0	D	Е	MX	MY	DO	Read status byte
Read Data	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data to RAM
Write Data	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data to RAM
H[1:0] = (0,0)											
Reserved	0	0	0	0	0	0	0	0	1	Χ	Do not use
Set V0 Range	0	0	0	0	0	0	0	1	0	PRS	V0 range L/H select
END	0	0	0	0	0	0	0	1	1	0	Release read/modify/write
Read-modify-Write	0	0	0	0	0	0	0	1	1	1	RAM address at R:+0 , W:+1
Display Control	0	0	0	0	0	0	1	D	0	Е	Sets display configuration
Reserved	0	0	0	0	0	1	0	0	Χ	Χ	Do not use
Set Y Address of RAM	0	0	0	1	0	0	Y3	Y2	Y1	Y0	Sets Y address of RAM 0≤Y≤9
Set X Address of RAM	0	0	1	X6	X5	X4	Х3	X2	X1	X0	Sets X address of RAM 0≤X≤101
H[1:0] = (0,1)											
Reserved	0	0	0	0	0	0	0	0	1	Χ	Do not use
Display Configuration	0	0	0	0	0	0	1	DO	Х	Х	Top/bottom row mode set data order
Bias System	0	0	0	0	0	1	0	BS2	BS1	BS0	Set bias system (BSx)
Set Start Line (high)	0	0	0	0	0	0	0	1	0	S6	Specify the initial display line S6
Set Start Line (low)	0	0	0	1	S5	S4	S3	S2	S1	S0	Specify the initial display line to realize vertical scrolling
Set V0	0	0	1	V _{OP6}	V _{OP5}	V _{OP4}	V_{OP3}	V _{OP2}	V _{OP1}	V_{OP0}	Set V _{OP} parameter to register
H[1:0] = (1,0)		•									
Reserved	0	0	0	0	0	0	0	0	1	Χ	Do not use
Partial Screen Mode	0	0	0	0	0	0	0	1	0	PS	Partial screen enable
Partial Screen Size	0	0	0	0	0	0	1	0	0	WS	Set partial screen size
Display Part	0	0	0	0	0	1	0	DP2	DP1	DP0	Set display part for partial screen mode
H[1:0] = (1,1)		,									
Reserved	0	0	0	0	0	0	0	0	0	Х	Do not use
RESET	0	0	0	0	0	0	0	0	1	1	Software reset
Frame Control	0	0	0	0	0	0	1	FR2	FR1	FR0	Frame rate control
N-Line Inversion	0	0	0	1	0	NL4	NL3	NL2	NL1	NL0	Sets N-Line inversion
Booster Efficiency & Booster Stage	0	0	1	0	0	1	BE1	BE0	PC1	PC0	Booster Efficiency Set
Reserved	0	0	1	Х	Х	Х	Х	Х	Х	Х	Do not use

9. INSTRUCTION DESCRIPTION

H[1:0] Independent

Function Set

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	MX	MY	PD	H1	H0

Flag	Description
	SEG bi-direction selection
MX	MX=0: normal direction (SEG0->SEG101)
	MX=1: reverse direction (SEG101->SEG0)
	COM bi-direction selection
MY	MY=0: normal direction (COM0->COM66)
	MY=1: reverse direction (COM66->COM0)
	PD=0: chip is active
DD	PD=1: chip is in power down mode
PD	All LCD outputs at VSS (display off), bias generator and V0 generator off, VOUT can be disconnected,
	oscillator off (external clock possible), RAM contents not cleared; RAM data can be written.
L14 L10	H[1:0] are used to select different instruction block
H1,H0	Refer to the instruction table

Read Status

Indicates the internal status of ST7579

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	1	PD	0	0	D	Е	MX	MY	DO

Flag		Description								
PD	PD=0): chi _l	p is active							
PD	PD=1: chip is in power down mode									
	D	Е	The bits D and E select the display mode.							
	0	0	Display OFF							
D,E	0 1 All display segments on		All display segments on							
	1	0	Normal mode							
	1 1 Inverse video mode									
	DO=0	D: LS	B is on top							
DO	DO=	DO=1: MSB is on top								
	Refe	r to pa	age 23.							

Read Data

8-bit data of Display Data from the RAM location specified by the column address and page address can be read to the microprocessor.

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0		
1	1		Read Data								

Write Data

8-bit data of Display Data from the microprocessor can be written to the RAM location specified by the column address and page address. The column address is increased by 1 automatically so that the microprocessor can continuously write data to the addressed page. During auto-increment, the column address wraps to 0 after the last column is written.

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
1	0		Write Data						

H[1:0]=[0:0] Set V0 Range

V0 range L/H select

Α	0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
()	0	0	0	0	0	0	1	0	PRS

PRS=0: V0 programming range LOW PRS=1: V0 programming range HIGH

Display Control

This bits D and E selects the display mode

TING DIG B	ana = 00100	io ino alopia	<i>y</i> 1110 a 0 .						
A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	D	0	F

Flag			Description								
	D	Е	The bits D and E select the display mode.								
	0	0	Display OFF								
D,E	0	1	All display segments on								
	1	0	Normal mode								
	1	1	Inverse video mode								

Set Y Address of RAM

Y [3:0] defines the Y address vector address of the display RAM.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	0	Y3	Y2	Y1	Y0

Y3	Y2	Y1	Y0	Content	Allowed X-Range	Valid Bit
0	0	0	0	Page0 (display RAM)	0 to 101	D0~ D7
0	0	0	1	Page1 (display RAM)	0 to 101	D0~ D7
0	0	1	0	Page2 (display RAM)	0 to 101	D0~ D7
0	0	1	1	Page3 (display RAM)	0 to 101	D0~ D7
0	1	0	0	Page4 (display RAM)	0 to 101	D0~ D7
0	1	0	1	Page5 (display RAM)	0 to 101	D0~ D7
0	1	1	0	Page6 (display RAM)	0 to 101	D0~ D7
0	1	1	1	Page7 (display RAM)	0 to 101	D0~ D7
1	0	0	0	Page8 (display RAM)	0 to 101	D0~ D2 (If DO=0)
1	0	0	1	Page9 (display RAM)	0 to 101	D0 (If DO=0)
				. agos (alapiay ru iiri)	3 .3 .10 .1	D7 (if DO=1)

Set X Address of RAM

The X address points to the columns. The range of X is 0...101.

-	A 0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	1	X6	X5	X4	Х3	X2	X1	X0

X6	X5	X4	Х3	X2	X1	X0	Column address
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
0	0	0	0	0	1	0	2
0	0	0	0	0	1	1	3
:		:	:	•	• •	:	:
1	1	0	0	0	1	1	99
1	1	0	0	1	0	0	100
1	1	0	0	1	0	1	101

END

This command releases the read-modify-write mode and returns the column and page addresses to the address before receiving read-modify-write instruction.


A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	1	1	0

Read-modify-Write

This command is used paired with the "END" instruction. Once this command has been input, the display data read command does not change the column and row address, but only the display data write command increments (+1) the address depend on V register setting. This mode is maintained until the END command is input. When the END command is input, the address returns to the address it was at when the read/modify/write command was entered. This function makes it possible to reduce the load on the MPU when there are repeating data changes in a specified display region, such as when there is a blanking cursor.

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	1	1	1

^{*} In Read-modify-Write mode, other commands aside from display data read/write commands can also be used.



H[1:0]=[0:1]

Display Configuration

Top/bottom row mode set data order

Г	-									
	Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	1	DO	Х	Х

Flag	Description
	DO=0: LSB is on top
DO	DO=1: MSB is on top
	Refer to Page 23.

System Bias

Select LCD bias ratio of the voltage required for driving the LCD

00.000 = 0 =	DIGO IGNO O	uno ronago	.090000	· animg and					
Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	0	BS2	BS1	BS0

BS2	BS1	BS0	Bias
0	0	0	11
0	0	1	10
0	1	0	9
0	1	1	8
1	0	0	7
1	0	1	6
1	1	0	5
1	1	1	4

Recommend LCD Bias Voltage

Symbol	Voltages for 1/9 Bias
V0	VO
VG	2/9 x V0
VM	1/9 x V0
VSS	VSS

* VG range: 1.24V ≤ VG < VDD2. * VM range: 0.62V ≤ VM < VDD2.

Set Start Line

Sets the line address of display RAM to determine the initial display line instruction. The RAM display data is displayed at the top row (COM0) of the LCD panel.

۹0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	1	0	S6

	Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
ĺ	0	0	0	1	S5	S4	S3	S2	S1	S0

S6	S5	S4	S3	S2	S1	S0	Line address
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
0	0	0	0	0	1	0	2
0	0	0	0	0	1	1	3
:	:	:	•••	• •	• •	• •	:
1	0	0	0	0	0	0	64
1	0	0	0	0	0	1	65
1	0	0	0	0	1	0	66
1	0	0	0	0	1	1	No used
:	:	:	:	:	:	:	:
1	1	1	1	1	1	1	No used

Set V0

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	V_{OP6}	V_{OP5}	V_{OP4}	V_{OP3}	V_{OP2}	V_{OP1}	V_{OP0}

The operation voltage V0 can be set by software.


$$V0=(a + V_{OPx} X b)$$
 (1)

The parameters are explained in table 4. The maximum voltage that can be generated is depending on the VDD2 voltage and the display load current. Two overlapping V0 ranges are selectable via the command "Set V0 Range". For the lower range (PRS=0), a=a1 and for the higher range (PRS=1), a=a2. The voltage steps in both ranges are equal to "b". Note that the internal booster is turned off if $V_{OP}[6:0]$ and the PRS bit are all set to zero. Please don't operate this IC with this setting (PRS=0 & $V_{OP}[6:0]=0$).

* The Vop must be operated in the range of 4V to 9.5V for the normal or partial display mode application, so that customer have some range(<4V; >9.5V) to adjust contrast by themselves.

Table 4 Typical values for parameter for the HV-Generator programming

SYMBOL	VALUE	UNIT
a1	2.94 (PRS=0)	V
a2	6.75 (PRS=1)	V
b	0.03	V



H[1:0]=[1:0]

Partial Screen Mode

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	1	0	PS

Flag	Description							
	Full display mode or partial screen mode selection							
PS	PS=0: Full display mode with 1/68 duty							
	PS=1: Partial screen mode with 1/17 duty or 1/33 duty							

In partial screen mode, COMS also works. The page address of COMS is Y=9 (D0).

Partial Screen Size

This instruction can select partial screen size

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	0	0	WS

Flag	Description
\\(C_1	WS=0: Partial screen mode with 1/17 duty (16-Common + COMS)
WS	WS=1: Partial screen mode with 1/33 duty (32-Common + COMS)

Display Part

This instruction can select display area in partial screen mode.

Ī	Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
ĺ	0	0	0	0	0	1	0	DP2	DP1	DP0

		•		Descri	ption
Flag		Content		Display common	DDRAM position
	0	0	0	Start from common 0	Start from page 0
	0	0	1	Start from common 8	Start from page 1
	0	1	0	Start from common 16	Start from page 2
DD[0.0]	0	1	1	Start from common 24	Start from page 3
DP[2:0]	1	0	0	Start from common 32	Start from page 4
	1	0	1	Start from common 40	Start from page 5
	1	1	0	Start from common 48	Start from page 6
	1	1	1	Start from common 56	Start from page 7

The range of display common and DDRAM depends on the "WS" register. For example, if WS=1 and DP[2:0]=001, then display commons are common 8~39 and COMS. DDRAM areas are page 1~4 and page 9 for COMS. Moreover, the last row is common 66, if the display range is over common 66, there will be no more common output to display.

H[1:0]=[1:1] RESET

This instruction resets initial display line, column address, page address and common output status to their default setting. This instruction cannot initialize the LCD power supply which is initialized by the RESB pin.

R/W(RWR) D0 A0 D7 D6 D5 D4 D3 D2 0 0 0 0 0 0 0 0

Frame Control

This command is used to set the frame frequency.

11110 00111111	ana io aoca	to oot the ne	anno moquoi	ioy.					
Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	FR2	FR1	FR0

FR2	FR1	FR0	FR Frequency
0	0	0	55 Hz
0	0	1	65 Hz
0	1	0	68 Hz
0	1	1	70 Hz
1	0	0	73 Hz (Default)
1	0	1	76 Hz
1	1	0	80 Hz
1	1	1	137 Hz

Set N-Line Inversion

The LCD operating voltage alters its polarization in different display phase. The display phase is changed after every frame as default. This instruction sets the scan line number so that the display phase will be changed after scanning the specified rows (3~33 lines).

	A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
Ī	0	0	0	1	0	NL4	NL3	NL2	NL1	NL0

Note: The N-Line inversion mode will be disabled in partial screen mode. After exiting partial screen mode, the N-line inversion mode will return as it was.

NL4	NL3	NL2	NL1	NL0	Selected n-line inversion
0	0	0	0	0	Release N-Line Inversion (frame inversion)
0	0	0	0	1	3-line inversion
0	0	0	1	0	4-line inversion
0	0	0	1	1	5-line inversion
:	:	:	:	:	:
1	1	1	0	1	31-line inversion
1	1	1	1	0	32-line inversion
1	1	1	1	1	33-line inversion

Booster Efficiency & Booster Stage

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	0	1	BE1	BE0	PC1	PC0

Booster Efficiency

ST7579 incorporates software configurable Booster Efficiency. It could be used with Voltage Booster to get the suitable boosted voltage and power consumption .Using lower Booster Efficiency level will get lower boosted voltage and lower power consumption. Default setting is Level 2 (suggest level).

Flag			Descript
	BE1	BE0	Booster Efficiency Level
	0	0	Booster Efficiency Level 4
BE[1:0]	0	1	Booster Efficiency Level 3
	1	0	Booster Efficiency Level 2 (default)
	1	1	Booster Efficiency Level 1

Booster Stages

ST7579 incorporates a software configurable Voltage Booster. A hardware reset (RESB) will reset the booster stage to its default (depends on "CP" pin). After the reset is finished, the booster stage can be changed by this instruction.


Flag			Descript
	PC1	PC0	Booster Stage
DO[4:0]	0	1	3*voltage multiplier (Booster X3)
PC[1:0]	1	0	4*voltage multiplier (Booster X4)
	1	1	5*voltage multiplier (Booster X5)

10. COMMAND SEQUENCE


This section introduces some reference operation flows.

Power ON flow and instruction sequence:

Operating Flow



Power Sequence




- t_{V2ON}: VDD2 power ON delay.
 => 0 ≤ t_{V2ON} ≤ No Limitation.
- t_{RSTL}: Reset Low time after VDD1 is stable.
 => 0 ≤ t_{RSTL} ≤ 50 ms^{*1}.
- t_{RW}: Reset low pulse width.
 Please refer to RESB timing specification.

Note:


- 1. IC will NOT be damaged if either VDD1 or VDD2 is OFF while another is ON. The specification listed here is to prevent abnormal display on LCD module.
- 2. Be sure the power is stable and the internal reset is finished (refer to RESB timing specification).

Power OFF Flow and Sequence


By setting PD="1", ST7579 will go into power save mode. The LCD driving outputs are fixed to VSS, built-in power circuits are turned OFF and a discharge process starts.




After the built-in power circuits are turned OFF and completely discharged, the power (VDD1 and VDD2) can be removed.



An alternate method is to use the RESB signal to set ST7579 into power save mode. After hardware reset, the PD flag is "1" and ST7579 is in power save mode (same as previous case).



After the built-in power circuits are turned OFF and completely discharged, the power (VDD1 and VDD2) can be removed.



Note:

- 1. t_{IPOFF}: Internal Power discharge time. => 250ms (max).
- 2. t_{V2OFF}: Period between VDD1 and VDD2 OFF time. => 0 ms (min).
- It is NOT recommended to turn VDD1 OFF before VDD2. Without VDD1, the internal status cannot be guaranteed and internal discharge-process maybe stopped. The un-discharged power maybe flows into COM/SEG output(s) and the liquid crystal in panel maybe polarized.
- 4. IC will NOT be damaged if either VDD1 or VDD2 is OFF while another is ON.
- 5. The timing is dependent on panel loading and the external capacitor(s).
- 6. The timing in these figures is base on the condition that: LCD Panel Size = 1.4" with C1=1uF, C2=1uF.


- 7. When turning VDD2 OFF, the falling time should follow the specification: $300ms \le t_{PFall} \le 1sec$
- 8. If the power OFF flow cannot meet this specification, it is recommended to use the resistor shown in application circuits (about $500 \text{K}\Omega \sim 1 \text{M}\Omega$).

Power-Save Flow and Sequence

ENTERING THE POWER SAVE MODE


The power save mode is achieved by setting PD bit to be "1". No specified instruction flow required.

EXITING THE POWER SAVE MODE



INTERNAL SEQUENCE of EXIT POWER SAVE MODE

After receiving "PD=0", the internal circuits (Power) will starts the following procedure.




Note:

- 1. The power stable time is determined by LCD panel loading.
- 2. The power stable time in this figure is base on: LCD Panel Size = 1.4" with C1=1uF, C2=1uF.

11. LIMITING VALUES

In accordance with the Absolute Maximum Rating System; please refer to notes 1 and 2.

Parameter	Symbol	Conditions	Unit
Digital Power Supply Voltage	VDD1	-0.3 ~ 3.6	V
Analog Power supply voltage	VDD2	-0.3 ~ 3.6	V
LCD Power supply voltage	V0-XV0	-0.3~15	V
LCD Power driving voltage	VG, VM	-0.3 ~ VDD2	V
Operating temperature	TOPR	-30 to +85	°C
Storage temperature	TSTR	-65 to +150	°C



Notes

- 1. Stresses above those listed under Limiting Values may cause permanent damage to the device.
- 2. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to VSS unless otherwise noted.
- 3. Insure the voltage levels of V0, VDD2, VG, VM, VSS and XV0 always match the correct relation: $V0 \ge VDD2 > VG > VM > VSS \ge XV0$

12. HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

13. DC CHARACTERISTICS

VDD1=1.8V to 3.3V, VSS=0V; Tamb = -30 °C to +85 °C; unless otherwise specified.

Itam	Cumbal		Condition		Rating	J	Unit	Applicable
Item	Symbol		Condition	Min.	Тур.	Max.	Unit	Pin
Operating Voltage (1)	VDD1			1.7	_	3.4	V	VDD1
Operating Voltage (2)	VDD2			2.4	_	3.4	٧	VDD2
Input High-level Voltage	V_{IHC}			0.7 x VDD1	_	VDD1	٧	MPU Interface
Input Low-level Voltage	V _{ILC}			VSS	_	0.3 x VDD1	V	MPU Interface
Output High-level Voltage	V _{OHC}	I _{OUT} =1	mA, VDD1=1.8V	0.8 x VDD1	_	VDD1	V	D[7:0]
Output Low-level Voltage	V_{OLC}	I _{OUT} =-	1mA, VDD1=1.8V	VSS	_	0.2 x VDD1	V	D[7:0]
Input Leakage Current	lu			-1.0	_	1.0	μA	MPU Interface
Output Leakage Current	I _{LO}			-3.0	_	3.0	μA	MPU Interface
Liquid Crystal Driver ON	В	Ta=25°C	Vop=9V, ∆V=0.9V VG=2V, ∆V=0.2V	_	0.7	_	ΚΩ	COMx
Resistance	R _{ON}	1a=25 C	VG=2V, ∆V=0.2V	_	0.7	_	ΚΩ	SEGx
Frame Frequency	FR	FR defa	Ta = 25°C	68	73	81	Hz	

Note:

1. Recommend application Vop range: 4V ~ 9.5V.


2. LCD module size: 1.8" (max).

Current consumption: During Display, with internal power system, current consumed by whole IC (bare die).

Test Pattern S	Symbol	Condition		Rating	Unit	Note	
rest Fattern	Syllibol	Condition	Min.	Тур.	Max.	Ollit	Note
Display Pattern: SNOW		VDD1=VDD2=3.0V,					
	ISS	Booster X5	_	110	150	μΑ	
(Static)		$V_{OP} = 9.0 \text{ V, Bias} = 1/9$					
		Ta=25 [°] C					
Power Down	100	VDD1=VDD2=3.0V,		1	10	μA	
	ISS	Ta=25°C	_				

14. TIMING CHARACTERISTICS

System Bus Read/Write Characteristics (For the 8080 Series MPU)



 $(VDD = 3.3V, Ta = -30 \sim 85^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	A0	tAW8		80	_	
Address hold time	AU	tAH8		10	_	
System cycle time		tCYC8		350	_	
Write L pulse width	/WR	tCCLW		70	_	
Write H pulse width		tCCHW		50	_	
Read L pulse width	/DD	tCCLR		120	_	ns
Read H pulse width	/RD	tCCHR		50		
Data setup time (Write)		tDS8		60	_	
Write Data hold time (Write)	D[7:0]	tDH8		10	_	
Data access time (Read)		tACC8	CL = 16 pF	_	70	
Output disable time (Read)		tOH8	CL = 16 pF	10	50	

 $(VDD = 2.8V , Ta = -30 \sim 85^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	A0	tAW8		120	_	
Address hold time	AU	tAH8		15	_	
System cycle time		tCYC8		450	_	
Write L pulse width	/WR	tCCLW		120	_	
Write H pulse width		tCCHW		100	_	
Read L pulse width	/RD	tCCLR		120	_	ns
Read H pulse width	/KD	tCCHR		100	_	
Data setup time (Write)		tDS8		90	_	
Write Data hold time (Write)	D[7:0]	tDH8		15	_	
Data access time (Read)	D[7:0]	tACC8	CL = 16 pF	_	140]
Output disable time (Read)		tOH8	CL = 16 pF	10	100	

 $(VDD = 1.8V, Ta = -30 \sim 85^{\circ}C)$


Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	- A0	tAW8		200	_	
Address hold time	AU	tAH8		30	_	
System cycle time		tCYC8		1000	_	
Write L pulse width	/WR	tCCLW		360	_	
Write H pulse width		tCCHW		280	_	
Read L pulse width	/RD	tCCLR		360	_	ns
Read H pulse width	/KD	tCCHR		280		
Data setup time (Write)		tDS8		200	_	
Write Data hold time (Write)	D[7,0]	tDH8		30	_	
Data access time (Read)	D[7:0]	tACC8	CL = 16 pF	_	240	
Output disable time (Read)		tOH8	CL = 16 pF	10	200	

^{*1} The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, $(tr + tf) \le (tCYC8 - tCCLW - tCCHW)$ for $(tr + tf) \le (tCYC8 - tCCLR)$ are specified.

^{*2} All timing is specified using 20% and 80% of VDD1 as the reference.

^{*3} tCCLW and tCCLR are specified as the overlap between CSB being "L" and WR and RD being at the "L" level.

System Bus Read/Write Characteristics (For the 6800 Series MPU)



 $(VDD = 3.3V, Ta = -30 \sim 85^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	A0	tAW6		80	_	
Address hold time	AU	tAH6		10	_	
System cycle time		tCYC6		240	_	
Enable L pulse width (WRITE)		tEWLW		70	_	
Enable H pulse width (WRITE)	E	tEWHW		50	_	
Enable L pulse width (READ)		tEWLR		70	_	ns
Enable H pulse width (READ)		tEWHR		130		
Write data setup time		tDS6		60	_	
Write data hold time	D[7:0]	tDH6		10	_	
Read data access time		tACC6	CL = 16 pF	_	70	
Read data output disable time		tOH6	CL = 16 pF	10	50	

(VDD = 2.8V , Ta =-30~85°C)

				`	- ,	/
Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	A0	tAW6		100	_	
Address hold time	Au	tAH6		15	_	
System cycle time		tCYC6		340	_	
Enable L pulse width (WRITE)		tEWLW		120	_]
Enable H pulse width (WRITE)	E	tEWHW		100	_	
Enable L pulse width (READ)		tEWLR		120	_	ns
Enable H pulse width (READ)		tEWHR		100	_]
Write data setup time		tDS6		120	_	
Write data hold time	D[7.0]	tDH6		15	_]
Read data access time	D[7:0]	tACC6	CL = 16 pF	_	140	1
Read data output disable time	1	tOH6	CL = 16 pF	10	100]

 $(VDD = 1.8V , Ta = -30 \sim 85^{\circ}C)$


Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	- A0	tAW6		150	_	
Address hold time	AU	tAH6		30	_	
System cycle time		tCYC6		440	_	
Enable L pulse width (WRITE)		tEWLW		170	_	
Enable H pulse width (WRITE)	E	tEWHW		150	_	
Enable L pulse width (READ)		tEWLR		170	_	ns
Enable H pulse width (READ)		tEWHR		150	_	
Write data setup time		tDS6		180	_	
Write data hold time	D[7:0]	tDH6		30	_	
Read data access time	D[7:0]	tACC6	CL = 16 pF	_	240	
Read data output disable time		tOH6	CL = 16 pF	10	200	

^{*1} The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, $(tr + tf) \le (tCYC6 - tEWLW - tEWHW)$ for $(tr + tf) \le (tCYC6 - tEWLR - tEWHR)$ are specified.

^{*2} All timing is specified using 20% and 80% of VDD1 as the reference.

^{*3} tEWLW and tEWLR are specified as the overlap between CSB being "L" and E.

Serial Interface (4-Line Interface)



 $(VDD = 3.3V, Ta = -30 \sim 85^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period		tSCYC		120	_	
SCLK "H" pulse width	SCLK	tSHW		60	_	
SCLK "L" pulse width		tSLW		60	_	
Address setup time	40	tSAS		20	_	
Address hold time	A0	tSAH		90	_	ns
Data setup time	SDA	tSDS		20	_	
Data hold time	SDA	tSDH		10	_	
CSB-SCLK time	CSB	tCSS		20	_	
CSB-SCLK time	CSB	tCSH		120	_]

(VDD = 2.8V , Ta =-30~85°C)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period		tSCYC		200	_	
SCLK "H" pulse width	SCLK	tSHW		100	_	
SCLK "L" pulse width	-	tSLW		100	_	
Address setup time	40	tSAS		30	_	
Address hold time	A0	tSAH		120	_	ns
Data setup time	SDA	tSDS		30	_	
Data hold time	SDA	tSDH		20	_	
CSB-SCLK time	CSB	tCSS		30	_	
CSB-SCLK time	CSB	tCSH		150	_	


(VDD = 1.8V , Ta =-30~85°C)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period		tSCYC		280	_	
SCLK "H" pulse width	SCLK	tSHW		140	_	
SCLK "L" pulse width		tSLW		140	_	
Address setup time	A0	tSAS		50	_	
Address hold time	AU	tSAH		150	_	ns
Data setup time	SDA	tSDS		50	_	
Data hold time	SDA	tSDH		50	_	
CSB-SCLK time	— CSB	tCSS		40	_	
CSB-SCLK time	CSB	tCSH		180	_	

^{*1} The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

^{*2} All timing is specified using 20% and 80% of VDD1 as the standard.

Serial Interface (3-Line Interface)



 $(VDD = 3.3V, Ta = -30 \sim 85^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period		tSCYC		120	_	
SCLK "H" pulse width	SCLK	tSHW		60	_	
SCLK "L" pulse width		tSLW		60	_	
Data setup time	SDA	tSDS		20	_	ns
Data hold time		tSDH		10	_	
CSB-SCLK time	CSB	tCSS		20	_	
CSB-SCLK time		tCSH		130	_	

 $(VDD = 2.8V, Ta = -30 \sim 85^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period	SCLK	tSCYC		180	_	
SCLK "H" pulse width		tSHW		90	_	
SCLK "L" pulse width		tSLW		90	_	
Data setup time	SDA	tSDS		30	_	ns
Data hold time		tSDH		20	_	
CSB-SCLK time	- CSB	tCSS		30	_	
CSB-SCLK time		tCSH		160	_	


 $(VDD = 1.8V , Ta = -30 \sim 85^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period	SCLK	tSCYC		240	_	
SCLK "H" pulse width		tSHW		120	_	
SCLK "L" pulse width		tSLW		120	_	
Data setup time	SDA	tSDS		60	_	ns
Data hold time		tSDH		50	_	
CSB-SCLK time	CSB	tCSS		40	_	
CSB-SCLK time		tCSH		190	_	

^{*1} The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

^{*2} All timing is specified using 20% and 80% of VDD1 as the standard.

Reset Timing



 $(VDD = 3.3V, Ta = -30 \sim 85^{\circ}C)$

Item	Symbol	Condition	Min.	Max.	Unit
Reset time	tR		_	1.5	
Reset "L" pulse width	tRW		1.5	_	us

(VDD = 2.8V , Ta =-30~85°C)

Item	Symbol	Condition	Min.	Max.	Unit
Reset time	tR		_	2.0	110
Reset "L" pulse width	tRW		2.0		us

(VDD = 1.8V , Ta =-30~85°C)

Item	Symbol	Condition	Min.	Max.	Unit
Reset time	tR		_	3.0	
Reset "L" pulse width	tRW		3.0	_	us

APPLICATION NOTE

Application Circuits

The application circuits are for reference only and actual settings are dependent on LCD module characteristics.

ST7579

Interface : 6800 series VDD1=VDD2=2.8V

Resolution : 68(67COM+ICON)*102(SEG)

Internal analog circuit

Internal OSC

OSC : VDD1

T11 : VDD1


T12 : VDD1

Booster: X5 PS0: VSS1

Bias ratio default : 1/9 PS1 : VDD1

(bias ratio can be changed by instruction) PS2 : VDD1 Vop=8.76V CP : VDD1

C1=0.1uF, C2=0.1uF BR : VDD1



Interface: 8080 series VDD1=VDD2=2.8V

Resolution: 68(67COM+ICON)*102(SEG) OSC: VDD1

Internal analog circuit T11: VDD1

Internal OSC T12: VDD1


Booster: X5 PS0: VSS1

Bias ratio default : 1/9 PS1 : VDD1

(bias ratio can be changed by instruction) PS2: VSS1

Vop=8.76V CP: VDD1

C1=0.1uF, C2=0.1uF BR : VDD1



Interface : 4-Line SPI VDD1=VDD2=2.8V

Resolution: 68(67COM+ICON)*102(SEG) OSC: VDD1

Internal analog circuit T11: VDD1

Internal OSC T12: VDD1


Booster: X5 PS0: VSS1

Bias ratio default : 1/9 PS1 : VSS1

(bias ratio can be changed by instruction) PS2: VSS1

Vop=8.76V CP: VDD1

C1=0.1uF, C2=0.1uF BR: VDD1



Interface : 3-Line SPI VDD1=VDD2=2.8V

Resolution : 68(67COM+ICON)*102(SEG)

Internal analog circuit

Internal OSC

OSC : VDD1


T11 : VDD1

T12 : VDD1

Booster : X5 PS0 : VSS1

Bias ratio default : 1/9 PS1 : VSS1

(bias ratio can be changed by instruction) PS2 : VDD1



Selection of Application Voltage

Power Range Summary

- Positive Booster: $(VDD2 \times PCn \times BE) \ge V0$ or $(VDD2 \times PCn \times BE) \ge V0$;
- Negative Booster: $[-VDD2 \times (PCn 1) \times BE] \le XV0$ or $[VDD2 \times (PCn 1) \times BE] \ge (Vop VG)$, where $VG = Vop \times 2 / N$;
- Vop requirement: $[VDD2 \times (PCn 1) \times BE] \ge [Vop \times (N 2) / N]$ or $[Vop \le VDD2 \times (PCn 1) \times BE \times N / (N 2)]$.
- I PCn is the booster stage and BE is the booster efficiency. Referential values are listed below: (assume VDD2=2.4V)

 Module Size ≤ 1.4": BE=80% (min);

Module Size = 1.4"~1.8": BE=76% (min).

Actual BE should be determined by module loading and ITO resistance value.

- 1.24 ≤ VG < VDD2. Recommend VG is: VDD2-VG around 0.5~0.8V.</p>
- I VM=VG/2 and $0.62V \le VM < VDD2$.
- I The worse condition should be considered:

Low temperature effect and display on with snow pattern on panel (max: 1.8").


Referential LCD Module Setting

VDD1=VDD2=2.8V, Panel Size=1.4"

Duty	Booster	Vop	Bias
1/17,	4X, 5.01V ~ 5.52V,		1/5,
PS=1, WS=0	CP=L	PRS=0	BS[2:0]=1,1,0
1/33,	4X,	6V ~ 6.51V,	1/6,
PS=1, WS=1	CP=L	PRS=0	BS[2:0]=1,0,1
1/68,	5X,	8.49V ~ 9V,	1/9,
PS=0, WS=X	CP=H	PRS=1	BS[2:0]=0,1,1


Note: It is recommended to reserve some range for user adjustment and temperature effect.

ITO Layout Reference



Manual Alignment by ITO Layout

Optional ITO alignment mark for manual COG machine (reference ITO mark).



Reversion History

Version	Date	Description
1.0	2007/01/18	Formal release.
1.1	2007/02/28	I Modify feature description.
		Add detailed operating flows and power sequences.
1.2	2007/03/14	I Add application note for power selection.
		I Reserve Booster X2 function.
		I Add Temperature Gradient of Regulator.
1.2a	2007/04/23	I Update ITO Resistance suggestion: No Limitation => 5K.
1.2a	2007/04/23	I Rearrange Microprocessor Interface section.
		I Fix typing mistake.
1.2h	1.2b 2007/04/26	I Modify description of the reserved resistor.
1.20		I More detailed ITO reference layout.
		I Add an alternated power OFF operating flow.
1.2c	2007/06/30	Fix typing mistake (PAD167 & PAD180 are VSS1).
		I Modify Frame Rate Max. & Min. value to cover testing tolerance.
		Fix typing mistake (PAD Coordinate of VRS).
		Fix typing mistake of MPU interface (Page 18).
1.3 2007/11/1:	2007/11/12	Fix typing mistake of 8080 timing (Page 42).
		Add description of the external power components for critical case
		(Page 26, Page 50~53).
1.3a	2008/11/06	I Update pad pitch to the second decimal point.
1.5a	2000/11/00	I Update pad center coordinate of VRS to the second decimal point.