



复旦微电子

FM33LC0xx

Low-power MCU Chip

User Manual

2021. 09

This information is provided as a reference material for users to choose the appropriate products of Shanghai Fudan Microelectronics Group Co., Ltd. (hereinafter referred to as Fudan Microelectronics) according to their use. It's not allowed to transfer intellectual property and other rights owned by Fudan Microelectronics or a third party. Before using the information recorded in this document to finally make a judgment on whether the information and products are applicable, please be sure to evaluate all the information as a whole system. The purchaser is solely responsible for the selection and use of the products and services of Fudan Microelectronics described in this article. Fudan Microelectronics is not responsible for the purchaser's selection and use of the products and services described in this article. Fudan Microelectronics also does not guarantee that the manual is error-free. Unless expressly approved in writing, Fudan Microelectronics products are not recommended, authorized, or guaranteed for use in military, aviation, aerospace, life-saving and life-support systems. In the product or system that may cause personal injury or death, serious property or environmental damage due to failure or malfunction. Without the permission of Fudan Microelectronics, it is not allowed to reprint or copy all or part of the content of this material. In the future, daily product updates will be released in due course without notice. When purchasing the products described in this document, please contact the local sales office of Fudan Microelectronics in advance To confirm the latest information, and please follow the information published by Fudan Microelectronics in various ways, including Fudan Microelectronics website (<http://www.fmsh.com/>). If you need to know the details of the information or products recorded in this document, please contact the local sales office of Shanghai Fudan Microelectronics Group Co., Ltd.

Trademark The company name and logo of Shanghai Fudan Microelectronics Group Co., Ltd. and the "复旦" logo are trademarks of Shanghai Fudan Microelectronics Group Co., Ltd. and its branches in China Or registered trademark. Shanghai Fudan Microelectronics Group Co., Ltd. released in China, all rights reserved.

Contents

CONTENTS.....	3
LIST OF TABLES.....	20
LIST OF FIGURES.....	22
1 FEATURES.....	27
1.1 INTRODUCTION.....	27
1.2 BLOCK DIAGRAM.....	29
1.3 DEVICE LINEUP.....	30
1.4 FM33LC0XX SELECTION GUIDE.....	30
2 PINOUT.....	33
2.1 PACKAGE AND PIN.....	33
2.1.1 FM33LC0x6U (LQFP64)	33
2.1.2 FM33LC0x6N (LQFP64)	34
2.1.3 FM33LC0x5N (LQFP48)	35
2.1.4 FM33LC0x4NR (LQFP44)	36
2.1.5 FM33LC0x3N (QFN32)	37
2.1.6 FM33LC0x3U (QFN32)	38
2.1.7 FM33LC0x2N (TSSOP20)	38
2.1.8 Pin descriptions (FM33LC0xxU)	39
2.1.9 Pin Descriptions (FM33LC0xxN)	44
2.1.10 Pin descriptions (FM33LC0x4NR)	49
2.1.11 Package information.....	53
2.2 WELDING INSTALLATION.....	60
2.3 HEAT RESISTANCE CHARACTERISTICS.....	62
3 ELECTRICAL CHARACTERISTICS.....	64
3.1 PARAMETER CONDITIONS.....	64
3.2 POWER SUPPLY SCHEME.....	64
3.3 ABSOLUTE MAXIMUM RATINGS.....	67
3.4 OPERATING CONDITIONS.....	68
3.4.1 General operating conditions.....	68
3.4.2 Current consumption characteristics.....	69
3.4.3 Reset and supply detection.....	75
3.4.4 High precision reference.....	77
3.4.5 Wake up time in low-power mode.....	78
3.4.6 External clock source characteristics.....	80
3.4.7 Internal clock characteristics.....	81
3.4.8 PLLCharacteristics.....	84
3.4.9 ADC Characteristics.....	85
3.4.10 Temperature sensor.....	89
3.4.11 Operational amplifier characteristics.....	91
3.4.12 Analog comparator characteristics.....	92
3.4.13 Flash characteristics.....	93
3.4.14 GPIO characteristics.....	93
3.4.15 LCD characteristics.....	96
3.4.16 USB characteristics.....	96

4 POWER MANAGEMENT UNIT (PMU).....	98
4.1 POWER SUPPLY.....	98
4.1.1 Power domains.....	98
4.1.2 Power supply structure.....	99
4.1.3 ADC and independent power supply of internal reference.....	99
4.2 CONSUMPTION MODE.....	100
4.2.1 Introduction.....	100
4.2.2 Power mode and system frequency.....	102
4.2.3 Active mode.....	103
4.2.4 LP Active mode.....	103
4.2.5 LP Run mode.....	104
4.2.6 SLEEP mode.....	105
4.2.7 DEEP SLEEP mode.....	105
4.3 WAKE-UP EVENTS.....	107
4.4 THESYSTEMCLOCKAFTERWAKEUP.....	108
4.5 REGISTER.....	109
4.5.1 Low-powerconsumptioncontrolregister (PMU_CR).....	109
4.5.2 Wakeup timecontrolregister (PMU_WKTR).....	110
4.5.3 Wakeup sourceflagregister (PMU_WKFR).....	111
4.5.4 PMU interrupt enableregister (PMU_IER).....	112
4.5.5 PMU interrupt flag register (PMU_ISR).....	112
5 INTERNAL REFERENCE SOURCE(VREF).....	114
5.1 INTRODUCTION.....	114
5.2 REGISTER.....	115
5.2.1 VREF1p2 control register (VREF_CR).....	115
5.2.2 VREF1p2 status register (VREF_SR).....	115
5.2.3 VREF1p2 interrupt enable register (VREF_IER).....	116
5.2.4 Buffer control register (VREF_BUFCR).....	117
6 CPU.....	118
6.1 INTRODUCTION.....	118
6.1.1 Processor configuration.....	118
6.2 REGISTER.....	119
6.3 EXCEPTIONS AND INTERRUPTS.....	119
6.3.1 Interrupt vector table.....	120
6.3.2 Interrupt priority level.....	121
6.3.3 Error handling.....	121
6.3.4 Lockup.....	122
6.4 DEBUG FEATURES.....	122
6.4.1 Debug function P/N.....	122
6.4.2 Watchdog control in debug mode.....	122
6.4.3 DEBUGreset.....	123
6.5 REGISTER.....	123
6.5.1 DEBUGConfiguration register (DBG_CR).....	123
6.5.2 HardFault query register (DBG_HDFR).....	124
7 BUS AND MEMORIES.....	126
7.1 SYSTEM BUS.....	126
7.2 MEMORY SPACE ALLOCATION.....	128
7.2.1 Introduction.....	128

7.2.2	<i>Peripherals address assignment</i>	129
7.3	RAM	130
7.3.1	<i>Introduction</i>	130
7.4	FLASH	131
7.4.1	<i>Introduction</i>	131
7.4.2	<i>Special information sector description</i>	131
7.4.3	<i>Flash program</i>	135
7.4.4	<i>Data Flash</i>	141
7.4.5	<i>Flash memory protection</i>	141
7.5	REGISTER	144
7.5.1	<i>Flash Read Control Register (FLS_RDCR)</i>	144
7.5.2	<i>Flash Prefetch Control Register (FLS_PFCR)</i>	145
7.5.3	<i>Flash Option Bytes Register (FLS_OPTBR)</i>	145
7.5.4	<i>ACLOCK register1 (FLS_ACLOCK1)</i>	146
7.5.5	<i>ACLOCK register2 (FLS_ACLOCK2)</i>	147
7.5.6	<i>Flash Erase/Program Control Register (FLS_EPCR)</i>	147
7.5.7	<i>Flash Key Register (FLS_KEY)</i>	148
7.5.8	<i>Flash Interrupt Enable Register (FLS_IER)</i>	149
7.5.9	<i>Flash Interrupt Status Register (FLS_ISR)</i>	149
8	RESET MANAGEMENT UNIT (RMU)	151
8.1	INTRODUCTION	151
8.2	BLOCK DIAGRAM	152
8.3	POWER-ON RESET AND POWER-DOWN RESET	153
8.4	INDEPENDENT WATCHDOG (IWDT)	154
8.5	WINDOW WATCHDOG (WWDT)	154
8.6	SOFTWARE RESET	154
8.7	NRST PIN RESET	154
8.8	REGISTER	155
8.8.1	<i>PDR control register (RMU_PDRCR)</i>	155
8.8.2	<i>BOR control register (RMU_BORCR)</i>	155
9	INDEPENDENT WATCHDOG (IWDT)	157
9.1	IWDT INTRODUCTION	157
9.2	IWDT BLOCK DIAGRAM	157
9.3	IWDT FUNCTION DESCRIPTION	158
9.4	IWDT WINDOW FUNCTION	158
9.5	IWDT FREEZE	159
9.6	REGISTER	160
9.6.1	<i>IWDT serve register (IWDT_SERV)</i>	160
9.6.2	<i>IWDT config register (IWDT_CR)</i>	160
9.6.3	<i>IWDT counter register (IWDT_CNT)</i>	161
9.6.4	<i>IWDT window register (IWDT_WIN)</i>	162
9.6.5	<i>IWDT interrupt enable register (IWDT_IER)</i>	162
9.6.6	<i>IWDT interrupt status register (IWDT_ISR)</i>	163
10	WINDOW WATCHDOG (WWDT)	164
10.1	INTRODUCTION	164
10.2	WWDT BLOCK DIAGRAM	164
10.3	WWDT FUNCTIONAL DESCRIPTION	165
10.4	REGISTER	167

10.4.1	<i>WWDT Control Register (WWDT_CR)</i>	167
10.4.2	<i>WWDT Config Register (WWDT_CFGR)</i>	167
10.4.3	<i>WWDT Counter Register (WWDT_CNT)</i>	168
10.4.4	<i>WWDT Interrupt Enable Register (WWDT_IER)</i>	168
10.4.5	<i>WWDT Interrupt Status Register (WWDT_ISR)</i>	169
10.4.6	<i>WWDT Prescaler Register (WWDT_PSC)</i>	169
11	CLOCK MANAGE UNIT (CMU).....	171
11.1	INTRODUCTION.....	171
11.2	CLOCK TREE.....	172
11.2.1	<i>Introduction for SYSCLK switching</i>	173
11.2.2	<i>Introduction for main clocks</i>	173
11.2.3	<i>Bus clocks and operating clocks for peripherals</i>	173
11.2.4	<i>Peripheral clock in sleep mode</i>	175
11.2.5	<i>LSCLK switching logic</i>	175
11.3	USB PHY BCK	176
11.4	HIGH FREQUENCY RC OSCILLATORS (RCHF)	177
11.4.1	<i>Introduction</i>	177
11.4.2	<i>Software control description</i>	177
11.5	MEDIUM FREQUENCY RC OSCILLATORS (RCMF)	178
11.5.1	<i>Introduction</i>	178
11.6	HIGH PRECISION LOW POWER RC OSCILLATORS (LPOS C ₁)	178
11.6.1	<i>Introduction</i>	178
11.7	LOW FREQUENCY CRYSTAL OSCILLATION CIRCUITS (XTLF)	179
11.7.1	<i>Introduction</i>	179
11.7.2	<i>Software control description</i>	179
11.7.3	<i>Fail detection</i>	179
11.8	HIGH FREQUENCY CRYSTAL OSCILLATION CIRCUITS (XTHF)	180
11.8.1	<i>Introduction</i>	180
11.8.2	<i>Software control description</i>	180
11.8.3	<i>Fail detection</i>	180
11.9	PHASE LOCKED LOOP (PLL)	180
11.9.1	<i>Introduction</i>	180
11.9.2	<i>Software control description</i>	180
11.10	CLOCK SOURCE IN LOW POWER MODE	181
11.11	CLOCK SELECTION AFTER WAKE UP FROM SLEEP	181
11.12	REGISTER	182
11.12.1	<i>Lockup Reset Control Register (RCC_LKPCR)</i>	182
11.12.2	<i>Software Reset Register (RCC_SOFTRST)</i>	183
11.12.3	<i>ResetFlag Register (RCC_RSTFR)</i>	183
11.12.4	<i>System Clock Control Register (RCC_SYSCLKCR)</i>	184
11.12.5	<i>RCHF Control Register (RCC_RCHFCR)</i>	186
11.12.6	<i>RCHFTrim Register (RCC_RCHFTR)</i>	186
11.12.7	<i>PLL Control Register (RCC_PLLCR)</i>	187
11.12.8	<i>LPOS Control Register (RCC_LPOSCCR)</i>	188
11.12.9	<i>LPOS Trim Register (RCC_LPOSCTR)</i>	188
11.12.10	<i>XTLF Control Register (RCC_XTLFCR)</i>	189
11.12.11	<i>Peripheral bus Clock Control Register1 (RCC_PCLKCR1)</i>	190
11.12.12	<i>Peripheral bus Clock Control Register2 (RCC_PCLKCR2)</i>	190
11.12.13	<i>Peripheral bus Clock Control Register3 (RCC_PCLKCR3)</i>	191
11.12.14	<i>Peripheral bus Clock Control Register4 (RCC_PCLKCR4)</i>	192

11.12.15	<i>LSCLK Select Register (RCC_LSCLKSEL)</i>	193
11.12.16	<i>AHB Master Control Register (RCC_AHBMCR)</i>	193
11.12.17	<i>Peripheral Reset Enable Register (RCC_PRSTEN)</i>	194
11.12.18	<i>AHB Peripherals Reset Control Register (RCC_AHBRSTCR)</i>	194
11.12.19	<i>APB Peripherals Reset Control Register1 (RCC_APBRSTCR1)</i>	195
11.12.20	<i>APB Peripherals Reset Control Register2 (RCC_APBRSTCR2)</i>	196
11.12.21	<i>XTHF Control Register (RCC_XTHFCR)</i>	198
11.12.22	<i>RCMF Control Register (RCC_RCMFCR)</i>	198
11.12.23	<i>RCMF Trim Register (RCC_RCMFTR)</i>	199
11.12.24	<i>Peripheral Operation Clock Control Register1 (RCC_OPCCR1)</i>	199
11.12.25	<i>Peripheral Operation Clock Control Register2 (RCC_OPCCR2)</i>	201
11.12.26	<i>PHY Control Register (RCC_PHYCR)</i>	202
11.12.27	<i>PHYBCK Control Register (RCC_PHYBCKCR)</i>	203
12	OSCILLATION FAIL DETECTION (FDET)	205
12.1	LOW FREQUENCY FAIL DETECTION.....	205
12.2	REGISTER.....	206
12.2.1	<i>Fail detection interrupt enable register (FDET_IER)</i>	206
12.2.2	<i>Fail detection interrupt flag register (FDET_ISR)</i>	206
13	SUPPLY VOLTAGE DETECTION (SVD)	208
13.1	INTRODUCTION.....	208
13.2	BLOCK DIAGRAM.....	208
13.3	PIN DEFINITION.....	209
13.4	FUNCTIONAL DESCRIPTION.....	209
13.5	EXTERNAL VOLTAGE DETECTION.....	210
13.6	DETECTION THRESHOLDS.....	211
13.7	REGISTER.....	215
13.7.1	<i>SVD Config Register (SVD_CFGR)</i>	215
13.7.2	<i>SVD Control Register (SVD_CR)</i>	216
13.7.3	<i>SVD Interrupt Enable Register (SVD_IER)</i>	216
13.7.4	<i>SVD Reference Voltage Select Register (SVD_ISR)</i>	217
13.7.5	<i>SVD Reference voltage selection register (SVD_VSR)</i>	218
14	AES ALGORITHM MODULE (AES)	219
14.1	AES MAIN FEATURES.....	219
14.2	OPERATION MODE.....	219
14.3	AES DATA STREAM PROCESSING MODES.....	220
14.3.1	<i>ECB mode</i>	220
14.3.2	<i>CBC mode</i>	221
14.3.3	<i>Suspend mode</i>	223
14.3.4	<i>CTR mode</i>	224
14.3.5	<i>Suspend mode under CTR mode</i>	225
14.3.6	<i>GCM mode</i>	225
14.3.7	<i>MultH module</i>	228
14.3.8	<i>Recommended GCM Process</i>	230
14.4	DATA TYPE.....	230
14.5	OPERATION SEQUENCE.....	232
14.5.1	<i>Mode 1: Encryption</i>	232
14.5.2	<i>Mode 2: Key expansion</i>	232
14.5.3	<i>Mode 3: Decryption</i>	233

14.5.4 Mode 4: Key expansion + Decryption.....	234
14.5.5 Using the MultH module.....	234
14.6 DMA INTERFACE.....	235
14.6.1 MultH Module Interfaces with DMA.....	236
14.7 ERROR FLAGS.....	236
14.8 REGISTER.....	237
14.8.1 AES Control Register (AES_CR)	237
14.8.2 AES Interrupt Enable Register (AES_IER)	238
14.8.3 AES Interrupt Status Register (AES_ISR)	239
14.8.4 AES Data Input Register (AES_DIR)	240
14.8.5 AES Data Output Register (AES_DOR)	240
14.8.6 AES Key Registerx (AES_KEYx)	241
14.8.7 AES Initial Vector Register x (AES_IVRx)	241
15 TRUE RANDOM NUMBER GENERATOR (TRNG).....	243
15.1 INTRODUCTION.....	243
15.2 FUNCTIONAL DESCRIPTION.....	243
15.2.1 Random number generation.....	243
15.2.2 Operating clock.....	244
15.2.3 Random number read.....	244
15.2.4 CRC calculation.....	244
15.3 REGISTER.....	245
15.3.1 Random Number Generator Control Register (RNGCTL_CR).....	245
15.4 REGISTER.....	245
15.4.1 Random Number Generator Data Output Register (RNG_DOR).....	246
15.4.2 Random Number Generator Status Register (RNG_SR).....	246
15.4.3 CRC Control Register (RNG_CRCCCR).....	247
15.4.4 CRC Data Input Register (RNG_CRCDIR).....	247
15.4.5 CRC Status Register (RNG_CRCCSR).....	248
16 OPERATIONAL AMPLIFIER (OPA).....	249
16.1 INTRODUCTION.....	249
16.2 BLOCK DIAGRAM.....	250
16.3 PIN DEFINITION.....	252
16.4 FUNCTION DESCRIPTION.....	252
16.4.1 Standalone mode.....	252
16.4.2 Comparator mode.....	253
16.4.3 Buffer mode.....	255
16.4.4 PGA mode.....	256
16.4.5 Offset calibration.....	257
16.4.6 Low power comparator.....	258
16.4.7 Interrupt and trigger signal output.....	258
16.4.8 OPA in low power mode.....	259
16.5 REGISTER.....	260
16.5.1 OPA1 Control Register (OPA1_CR).....	260
16.5.2 OPA1 Calibration Register (OPA1_CALR).....	261
16.5.3 OPA1 Interrupt Enable Register (OPA1_IER).....	262
16.5.4 OPA1 Interrupt Status Register (OPA1_ISR).....	263
16.5.5 OPA2 Control Register (OPA2_CR).....	263
16.5.6 OPA2 Calibration Register (OPA2_CALR).....	264
16.5.7 OPA2 Interrupt Enable Register (OPA2_IER).....	265

16.5.8	<i>OPA2 Interrupt Status Register (OPA2_ISR)</i>	265
17	COMPARATOR (COMP)	267
17.1	INTRODUCTION	267
17.2	BLOCK DIAGRAM	268
17.3	PIN DEFINITION	269
17.4	FUNCTION DESCRIPTION	270
17.4.1	<i>Basic Functions</i>	270
17.4.2	<i>Clock and reset</i>	270
17.4.3	<i>Internal comparison benchmark selection</i>	270
17.4.4	<i>Interrupt and trigger signal output</i>	271
17.4.5	<i>Comparator output connection</i>	272
17.5	REGISTER	273
17.5.1	<i>COMP Control Register 1 (COMP_CR1)</i>	273
17.5.2	<i>COMP Control Register 2 (COMP_CR2)</i>	274
17.5.3	<i>Comparator Control Register (COMP_ICR)</i>	274
17.5.4	<i>Comparator Interrupt Status Register (COMP_ISR)</i>	275
18	HARDWARE DIVIDER (HDIV)	277
18.1	INTRODUCTION	277
18.2	WORKPROCESS	277
18.3	REGISTER	278
18.3.1	<i>Dividend Register (HDIV_END)</i>	278
18.3.2	<i>Divisor Register (HDIV_SOR)</i>	278
18.3.3	<i>Quotient Register (HDIV_QUOT)</i>	279
18.3.4	<i>Remainder Register (HDIV_REMD)</i>	279
18.3.5	<i>Status Register (HDIV_SR)</i>	280
19	I²C	281
19.1	INTRODUCTION	281
19.2	I ² C BLOCK DIAGRAM	281
19.3	PIN DEFINITION AND PULL-UP RESISTANCE RANGE	282
19.4	CLOCK STRUCTURE	285
19.5	COMMUNICATION FLOW	286
19.5.1	<i>Communication timing diagram</i>	286
19.5.2	<i>Description</i>	287
19.6	I ² C WORKING MODE	289
19.7	I ² C SLAVE ADDRESS FORMAT	290
19.8	I ² C INITIALIZATION	291
19.8.1	<i>IO configuration</i>	291
19.8.2	<i>Master baud rate configuration</i>	291
19.8.3	<i>Slave input analog filtering and output delay</i>	292
19.9	I ² C MASTER FUNCTION	293
19.9.1	<i>7bit addressing</i>	293
19.9.2	<i>10bit addressing</i>	298
19.9.3	<i>DMA</i>	301
19.9.4	<i>Slave Clock Stretching</i>	304
19.9.5	<i>Timeout error</i>	305
19.9.6	<i>Programmable Timing</i>	305
19.10	I ² C SLAVE FUNCTION	307
19.10.1	<i>Slave addressing</i>	307

19.10.2	<i>Slave sends data</i>	307
19.10.3	<i>Slave receives data</i>	308
19.10.4	<i>Slave low-power receiving wake-up</i>	310
19.10.5	<i>DMA</i>	311
19.10.6	<i>Slave timing</i>	313
19.11	REGISTER	315
19.11.1	<i>I2C Master Config Register (I2C_MSPCFG)</i>	315
19.11.2	<i>I2C Master Control Register (I2C_MSPCR)</i>	316
19.11.3	<i>I2C Master Interrupt Enable Register (I2C_MSPIER)</i>	317
19.11.4	<i>I2C Master Interrupt Status Register (I2C_MSPISR)</i>	317
19.11.5	<i>I2C Master Status Register (I2C_MSPSR)</i>	318
19.11.6	<i>I2C Master Baud Rate Generation Register (I2C_MSPBGR)</i>	319
19.11.7	<i>I2C Master Transfer Buffer Register (I2C_MSPBUF)</i>	320
19.11.8	<i>I2C Master Timing Control Register (I2C_MSPTCR)</i>	320
19.11.9	<i>I2C Master Timing Control Register (I2C_MSPTOR)</i>	321
19.11.10	<i>I2C Slave Control Register (I2C_SSPCR)</i>	321
19.11.11	<i>I2C Slave Interrupt Enable Register (I2C_SSPIER)</i>	322
19.11.12	<i>I2C Slave Interrupt Status Register (I2C_SSPISR)</i>	323
19.11.13	<i>I2C Slave Status Register (I2C_SSPSR)</i>	323
19.11.14	<i>I2C Slave Transfer Buffer Register (I2C_SSBUF)</i>	324
19.11.15	<i>I2C Slave Address Register (I2C_SSPADR)</i>	325
20	UNIVERSAL ASYNCHRONOUS RECEIVER / TRANSMITTER (UART)	326
20.1	INTRODUCTION	326
20.2	UART BLOCK DIAGRAM	327
20.3	PIN DEFINITION	328
20.4	UART MODE	329
20.5	UART CHARACTER FORMAT	329
20.6	UART FUNCTION DESCRIPTION	330
20.6.1	<i>CPHA=0</i>	330
20.6.2	<i>Bit Receiving Sampling</i>	330
20.6.3	<i>Data Transmission</i>	331
20.6.4	<i>Data Reception</i>	333
20.6.5	<i>Use DMA for UART communication</i>	333
20.6.6	<i>Transmission completion interrupt in DMA mode</i>	334
20.7	BAUD RATE GENERATION	334
20.7.1	<i>Baud rate generation</i>	334
20.7.2	<i>Adaptive Baud Rate Generation</i>	335
20.8	INFRARED MODULATION	336
20.9	RECEIVE TIMEOUT	337
20.10	TRANSMIT DELAY	337
20.11	REGISTER	337
20.11.1	<i>Infrared Modulation Register (UART_IRCR)</i>	338
20.11.2	<i>UARTx Control status register (UARTx_CSR)</i>	338
20.11.3	<i>UARTx Interrupt enable register (UARTx_IER)</i>	340
20.11.4	<i>UARTx Interrupt flag register (UARTx_ISR)</i>	341
20.11.5	<i>UARTx Timeout and delay registers (UARTx_TODR)</i>	341
20.11.6	<i>UARTx Receive Buffer Register (UARTx_RXBUF)</i>	342
20.11.7	<i>UARTx Transmit Buffer Register (UARTx_TXBUF)</i>	342
20.11.8	<i>UATRx Baud Rate Generate Register (UARTx_BGR)</i>	343

21 LOW POWER UART (LPUART).....	344
21.1 INTRODUCTION.....	344
21.2 BLOCK DIAGRAM.....	345
21.3 PIN DEFINITION.....	345
21.4 CLOCKS.....	346
21.5 CHARACTER DESCRIPTION.....	347
21.6 FUNCTIONAL DESCRIPTION.....	347
21.6.1 <i>Bit sampling</i>	347
21.6.2 <i>Data reception procedure</i>	348
21.6.3 <i>Data transmit procedure</i>	348
21.6.4 <i>Use DMA for data Receiving and Transmitting</i>	348
21.6.5 <i>Data receiving and wake up in Sleep mode</i>	349
21.6.6 <i>Use LPRUN for UART Receiving and Transmitting</i>	349
21.6.7 <i>Transmission completion interrupt in DMA mode</i>	350
21.7 REGISTER.....	352
21.7.1 <i>LPUARTx Control Status Register (LPUARTx_CSR)</i>	352
21.7.2 <i>LPUARTx Interrupt Enable Register (LPUARTx_IER)</i>	354
21.7.3 <i>LPUARTx Interrupt Status Register (LPUARTx_ISR)</i>	354
21.7.4 <i>LPUARTx Baud rate Modulation Register (LPUARTx_BMR)</i>	355
21.7.5 <i>LPUARTx Receive Buffer (LPUARTx_RXBUF)</i>	356
21.7.6 <i>LPUARTx Transmit Buffer Register (LPUARTx_TXBUF)</i>	356
21.7.7 <i>LPUARTx Data Matching Register (LPUARTx_DMR)</i>	357
22 SPI.....	358
22.1 INTRODUCTION.....	358
22.2 BLOCK DIAGRAM.....	359
22.3 PIN DEFINITION.....	359
22.4 TIMING.....	360
22.4.1 <i>CPHA=0</i>	360
22.4.2 <i>CPHA=1</i>	360
22.4.3 <i>4-wire half-duplex mode (master)</i>	361
22.5 FUNCTIONAL DESCRIPTION.....	363
22.5.1 <i>I/O Configuration</i>	363
22.5.2 <i>Full-duplex data communication</i>	364
22.5.3 <i>TX-ONLY mode</i>	365
22.5.4 <i>RX-ONLY mode</i>	366
22.5.5 <i>Master SSN Control</i>	366
22.5.6 <i>Data conflicts</i>	367
22.5.7 <i>SPI Transceiver via DMA</i>	367
22.6 REGISTER.....	369
22.6.1 <i>SPIx Control Register 1 (SPIx_CR1)</i>	369
22.6.2 <i>SPIx Control Register 2 (SPIx_CR2)</i>	370
22.6.3 <i>SPIx Control Register 3 (SPIx_CR3)</i>	372
22.6.4 <i>SPIx Interrupt Enable Register (SPIx_IER)</i>	372
22.6.5 <i>SPIx Interrupt Status Register (SPIx_ISR)</i>	373
22.6.6 <i>SPIx Transmit Buffer (SPIx_TXBUF)</i>	374
22.6.7 <i>SPIx Receive Buffer (SPIx_RXBUF)</i>	374
23 SMART CARD INTERFACE (ISO7816).....	375
23.1 INTRODUCTION.....	375
23.2 BLOCK DIAGRAM.....	375

23.3	BUS TIMING.....	376
23.4	FUNCTIONAL DESCRIPTION.....	377
23.4.1	<i>Data receive.....</i>	377
23.4.2	<i>Data transmission.....</i>	377
23.4.3	<i>Use DMA to control 7816 for sending and receiving data.....</i>	378
23.5	REGISTER.....	379
23.5.1	<i>U7816 Control Register (U7816_CR).....</i>	379
23.5.2	<i>U7816 Frame Format Register (U7816_FFR)</i>	380
23.5.3	<i>U7816 Extra Guard Time Register (U7816_EGTR)</i>	381
23.5.4	<i>U7816 Prescaler Register (U7816_PSC)</i>	381
23.5.5	<i>U7816 Baud rate Generator Register (U7816_BGR)</i>	382
23.5.6	<i>U7816 Receive Buffer (U7816_RXBUF)</i>	383
23.5.7	<i>U7816 Transmit Buffer (U7816_TXBUF)</i>	383
23.5.8	<i>U7816 Interrupt Enable Register (U7816_IER)</i>	383
23.5.9	<i>U7816 Interrupt Status Register (U7816_ISR)</i>	384
24	DIRECT MEMORY ACCESS CONTROLLER (DMA).....	386
24.1	INTRODUCTION.....	386
24.2	PRINCIPLE OF OPERATION.....	386
24.3	BLOCK DIAGRAM.....	388
24.4	WORKFLOW.....	388
24.5	ACCESS BANDWIDTH.....	389
24.6	CHANNEL CONTROL.....	389
24.6.1	<i>DMA request mapping.....</i>	389
24.6.2	<i>Channel Priority.....</i>	390
24.6.3	<i>Definition of transfer direction.....</i>	390
24.6.4	<i>Loop Mode.....</i>	391
24.7	REGISTER.....	392
24.7.1	<i>DMA Global Control Register (DMA_GCR)</i>	392
24.7.2	<i>Channel X Control Register (DMA_CHxCR)</i>	393
24.7.3	<i>Channel X Memory Address Register (DMA_CHxMAD)</i>	394
24.7.4	<i>Channel 7 Control Register (DMA_CH7CR)</i>	394
24.7.5	<i>Channel 7 Flash Address Register (DMA_CH7FLSAD)</i>	395
24.7.6	<i>Channel 7 RAM Address Register (DMA_CH7RAMAD)</i>	396
24.7.7	<i>DMA Interrupt Status Register (DMA_ISR)</i>	397
25	CYCLIC REDUNDANCY CHECK CALCULATION UNIT (CRC).....	398
25.1	INTRODUCTION.....	398
25.2	OPERATION FLOW.....	399
25.3	GOLDEN DATA.....	400
25.4	DMA INTERFACE.....	400
25.5	FLASH DATA INTEGRITY CHECK.....	401
25.6	REGISTER.....	402
25.6.1	<i>CRC data Register (CRC_DR)</i>	402
25.6.2	<i>CRC Control Register (CRC_CR)</i>	402
25.6.3	<i>CRC LFSR Register (CRC_LFSR)</i>	404
25.6.4	<i>CRC Output XOR Register (CRC_XOR)</i>	404
25.6.5	<i>CRC Polynomial Register (CRC_POLY)</i>	405
26	ADVANCED TIMER ARRAY (ATIM).....	406
26.1	FUNCTION DESCRIPTION.....	406

26.2 MAIN CHARACTERISTICS.....	406
26.3 BLOCK DIAGRAM.....	407
26.4 FUNCTION DESCRIPTION.....	407
26.4.1 Timing unit.....	407
26.4.2 Timer operating mode.....	409
26.4.3 Repeat Counter.....	416
26.4.4 Preload register.....	417
26.4.5 Counter operating clock.....	418
26.4.6 Internal trigger signal (ITRx)	422
26.4.7 Capture/Compare channel.....	423
26.4.8 Input capture mode.....	425
26.4.9 Software force output.....	427
26.4.10 Output compare mode.....	427
26.4.11 PWM output.....	428
26.4.12 Complementary output and dead zone insertion.....	429
26.4.13 Brake function.....	430
26.4.14 Complementary output channel signal state logic table.....	432
26.4.15 6-step PWM output.....	433
26.4.16 Single pulse output.....	434
26.4.17 External event clears OCxREF.....	436
26.4.18 Encoder interface mode.....	436
26.4.19 TIM slave mode.....	437
26.4.20 DMA access.....	440
26.4.21 DMA Burst.....	441
26.4.22 Input XOR function.....	442
26.4.23 Debug mode.....	442
26.5 REGISTER.....	443
26.5.1 ATIM Control register 1 (ATIM_CR1)	443
26.5.2 ATIM Control register 2 (ATIM_CR2)	444
26.5.3 ATIM Slave mode control register (ATIM_SMCR)	446
26.5.4 ATIM DMA and interrupt enable register (ATIM_DIER)	447
26.5.5 ATIMS tatus register (ATIM_ISR)	449
26.5.6 ATIM event generation register (ATIM_EGR)	450
26.5.7 ATIM Capture/compare mode register1 (ATIM_CCMR1)	451
26.5.8 ATIM Capture/compare mode register2 (ATIM_CCMR2)	454
26.5.9 ATIM Capture/compare enable register (ATIM_CCER)	456
26.5.10 ATIM Counter register (ATIM_CNT)	457
26.5.11 ATIM Prescaler register (ATIM_PSC)	457
26.5.12 ATIM Auto-reload register (ATIM_ARR)	458
26.5.13 ATIM Repeat count register (ATIM_RCR)	458
26.5.14 ATIM Capture/compare register1 (ATIM_CCR1)	459
26.5.15 ATIM Capture/compare register2 (ATIM_CCR2)	459
26.5.16 ATIM Capture/compare register3 (ATIM_CCR3)	460
26.5.17 ATIM Capture/compare register4 (ATIM_CCR4)	461
26.5.18 ATIM Brake and dead zone control register (ATIM_BDTR)	461
26.5.19 ATIM DMA Control register (ATIM_DCR)	463
26.5.20 ATIM DMA access register (ATIM_DMAR)	464
26.5.21 ATIM Brake input control register (ATIM_BKCR)	464
27 GENERAL TIMER ARRAY (GPTIM).....	466

27.1	INTRODUCTION.....	466
27.2	MAIN CHARACTERISTICS.....	466
27.3	BLOCK DIAGRAM.....	467
27.4	FUNCTION DESCRIPTION.....	467
27.4.1	<i>Timing unit.....</i>	467
27.4.2	<i>Timer operating mode.....</i>	469
27.4.3	<i>Counter operating clock.....</i>	476
27.4.4	<i>Capture of internal trigger signal (ITRx).....</i>	482
27.4.5	<i>Capture/Compare channel.....</i>	483
27.4.6	<i>Input capture mode.....</i>	484
27.4.7	<i>Software Force output.....</i>	485
27.4.8	<i>Output compare mode.....</i>	486
27.4.9	<i>PWM input mode.....</i>	486
27.4.10	<i>Single pulse output.....</i>	488
27.4.11	<i>External event clear OCxREF.....</i>	490
27.4.12	<i>Encoder interface mode.....</i>	490
27.4.13	<i>GPTIM slave mode.....</i>	491
27.4.14	<i>DMA access.....</i>	494
27.4.15	<i>DMA Burst.....</i>	495
27.4.16	<i>Input XOR function.....</i>	496
27.4.17	<i>Debug mode.....</i>	496
27.5	REGISTER.....	496
27.5.1	<i>GPTIMx Control register 1 (GPTIMx_CR1)</i>	497
27.5.2	<i>GPTIMx Control register 2 (GPTIMx_CR2)</i>	498
27.5.3	<i>GPTIMx Slave mode control register (GPTIMx_SMCR)</i>	499
27.5.4	<i>GPTIMx DMA and interrupt enable register (GPTIMx_DIER)</i>	501
27.5.5	<i>GPTIMx Status register (GPTIMx_ISR)</i>	502
27.5.6	<i>GPTIMx Event generation register (GPTIMx_EGR)</i>	503
27.5.7	<i>GPTIMx Capture/compare mode register1 (GPTIMx_CCMR1)</i>	504
27.5.8	<i>GPTIMx Capture/compare mode register2 (GPTIMx_CCMR2)</i>	507
27.5.9	<i>GPTIMx Capture/compare enable register (GPTIMx_CCER)</i>	509
27.5.10	<i>GPTIMx Counter register (GPTIMx_CNT)</i>	510
27.5.11	<i>GPTIMx Prescaler register (GPTIMx_PSC)</i>	510
27.5.12	<i>GPTIMx Auto-reload register (GPTIMx_ARR)</i>	511
27.5.13	<i>GPTIMx Capture/compare register1 (GPTIMx_CCR1)</i>	511
27.5.14	<i>GPTIMx Capture/compare register2 (GPTIMx_CCR2)</i>	512
27.5.15	<i>GPTIMx Capture/compare register3 (GPTIMx_CCR3)</i>	513
27.5.16	<i>GPTIMx Capture/compare register4 (GPTIMx_CCR4)</i>	513
27.5.17	<i>GPTIMx DMA control register (GPTIMx_DCR)</i>	514
27.5.18	<i>GPTIMx DMA access register (GPTIMx_DMAR)</i>	515
27.5.19	<i>GPTIMx ITR Select register (GPTIMx_ITRSEL)</i>	515
28	BASIC TIMER (BSTIM32).....	517
28.1	INTRODUCTION.....	517
28.2	MAIN FEATURES.....	517
28.3	BLOCK DIAGRAM.....	517
28.4	FUNCTIONAL DESCRIPTION.....	518
28.4.1	<i>Timing Unit.....</i>	518
28.4.2	<i>Timer operating mode.....</i>	520
28.4.3	<i>Counter working clock.....</i>	522
28.4.4	<i>Debug mode.....</i>	523

28.5 REGISTER.....	524
28.5.1 BSTIM Control register 1 (BSTIM_CR1)	524
28.5.2 BSTIM Control register 2 (BSTIM_CR2)	525
28.5.3 BSTIM Interrupt enable register (BSTIM_IER)	525
28.5.4 BSTIM Interrupt flag register (BSTIM_ISR)	526
28.5.5 BSTIM Event generation register (BSTIM_EGR)	526
28.5.6 BSTIM Counter register (BSTIM_CNT)	527
28.5.7 BSTIM Prescaler register (BSTIM_PSC)	527
28.5.8 BSTIM Auto-reload register (BSTIM_ARR)	528
29 LOW POWER TIMER (LPTIM32).....	529
29.1 INTRODUCTION.....	529
29.2 BLOCK DIAGRAM.....	530
29.3 TIMER FUNCTION.....	530
29.3.1 General Timer.....	530
29.3.2 External Pulse Trigger Counting.....	531
29.3.3 External Asynchronous Pulse Counting.....	531
29.3.4 Timeout mode.....	532
29.4 CAPTURE/COMPARE FUNCTION.....	533
29.4.1 32bit PWM.....	533
29.4.2 Input Capture.....	534
29.5 REGISTER.....	536
29.5.1 LPTIM Config Register (LPTIM_CFGR).....	536
29.5.2 LPTIM Counter Register (LPTIM_CNT).....	537
29.5.3 LPTIM Capture/Compare Control and Status Register (LPTIM_CCSR).....	538
29.5.4 LPTIM Auto-Reload Register (LPTIM_ARR).....	539
29.5.5 LPTIM Interrupt Enable Register (LPTIM_IER).....	539
29.5.6 LPTIM Interrupt Status Register (LPTIM_ISR).....	540
29.5.7 LPTIM Control Register (LPTIM_CR).....	541
29.5.8 LPTIM Capture/Compare Register1 (LPTIM_CCR1).....	542
29.5.9 LPTIM Capture/Compare Register2 (LPTIM_CCR2).....	542
30 REAL-TIME CLOCK (RTC).....	543
30.1 INTRODUCTION.....	543
30.2 BLOCK DIAGRAM.....	543
30.3 WORKING PRINCIPLE.....	544
30.3.1 Low-power time base counter (LTBC).....	544
30.3.2 LTBC digital calibration.....	545
30.3.3 BCD clock.....	546
30.3.4 RTC enable and disable.....	548
30.3.5 RTC time setting.....	548
30.3.6 RTC time reading.....	548
30.3.7 Leap Year determination.....	549
30.4 REGISTER.....	550
30.4.1 RTC Write Enable Register(RTC_WER).....	550
30.4.2 RTC Interrupt Enable Register(RTC_IER).....	551
30.4.3 RTC InterruptStatus Register(RTC_ISR).....	552
30.4.4 BCD Format Time Second Registers(RTC_BCDSEC).....	553
30.4.5 BCD Format Time MinuteRegisters(RTC_BCDMIN).....	554
30.4.6 BCD Format Time HourRegisters(RTC_BCDHOUR).....	554
30.4.7 BCD Format Time DayRegisters(RTC_BCDDAY).....	555

30.4.8	<i>BCD Format Time WeekRegisters(RTC_BCDWEEK)</i>	555
30.4.9	<i>BCD Format Time MonthRegisters(RTC_BCDMONTH)</i>	555
30.4.10	<i>BCD Format Time YearRegisters(RTC_BCDYEAR)</i>	556
30.4.11	<i>RTC AlarmRegisters(RTC_ALARM)</i>	556
30.4.12	<i>RTC Time Mark SelectRegister(RTC_TMSEL)</i>	557
30.4.13	<i>RTC Time AdjustRegister(RTC_ADJUST)</i>	558
30.4.14	<i>RTC Time AdjustSign Register(RTC_ADSIGN)</i>	558
30.4.15	<i>RTC Sub-Second Counter Register(RTC_SBSCNT)</i>	559
30.4.16	<i>RTC Backup Registers x (RTC_BKRx)</i>	559
31	LCD DISPLAY	561
31.1	INTRODUCTION	561
31.2	BLOCK DIAGRAM	561
31.3	IO CONFIGURATION	562
31.4	FUNCTION DESCRIPTION	562
31.4.1	<i>Operating clock and display frame rate</i>	562
31.4.2	<i>LCD Type A scan waveform</i>	563
31.4.3	<i>LCD Type B scan waveform</i>	564
31.4.4	<i>On-chip resistor drive mode</i>	565
31.4.5	<i>Display flick function</i>	566
31.4.6	<i>Bias voltage adjustment</i>	567
31.5	REGISTER	568
31.5.1	<i>LCD Control Register (LCD_CR)</i>	568
31.5.2	<i>LCD Test Register (LCD_TEST)</i>	570
31.5.3	<i>Pin output data register in test mode</i>	570
31.5.4	<i>LCD Frequency Control Register (LCD_FCR)</i>	571
31.5.5	<i>LCD Flick Time Register (LCD_FLKT)</i>	571
31.5.6	<i>LCD Interrupt Enable Register (LCD_IER)</i>	572
31.5.7	<i>LCD Interrupt Status Register (LCD_ISR)</i>	573
31.5.8	<i>LCD Data Buffer Register x (LCD_DATAx)</i>	573
31.5.9	<i>LCD COM Enable Register (LCD_COMEN)</i>	578
31.5.10	<i>LCD SEG Enable Register0 (LCD_SEGEN0)</i>	579
32	ADC	580
32.1	INTRODUCTION	580
32.2	BLOCK DIAGRAM	580
32.3	INPUT CHANNEL	581
32.4	FUNCTIONAL DESCRIPTION	581
32.4.1	<i>Sampling value and actual voltage conversion</i>	581
32.4.2	<i>Temperature sensor</i>	582
32.4.3	<i>Slope and calibration of temperature sensor</i>	584
32.4.4	<i>Programmable sampling time</i>	584
32.4.5	<i>Sampling time controlled by external pins</i>	585
32.4.6	<i>Conversion mode</i>	586
32.4.7	<i>Conversion trigger</i>	587
32.4.8	<i>Oversampling and hardware averaging</i>	589
32.4.9	<i>ADC working clock</i>	590
32.4.10	<i>ADC power supply and reference voltage</i>	590
32.4.11	<i>Data conflict and automatic waiting</i>	590
32.4.12	<i>DMA</i>	591
32.4.13	<i>Analog window watchdog</i>	592

32.5	LOW POWER MODE.....	593
32.6	REGISTER.....	593
32.6.1	<i>ADC Interrupt and Status Register (ADC_ISR)</i>	593
32.6.2	<i>ADC Interrupt Enable Register (ADC_IER)</i>	594
32.6.3	<i>ADC Control Register (ADC_CR)</i>	595
32.6.4	<i>ADC Config Register (ADC_CFGR)</i>	595
32.6.5	<i>ADC Sampling Time Register (ADC_SMTR)</i>	598
32.6.6	<i>ADC Channel Enable Register (ADC_CHER)</i>	599
32.6.7	<i>ADC Data Register (ADC_DR)</i>	600
32.6.8	<i>ADC Sampling Register (ADC_SAMPT)</i>	600
32.6.9	<i>ADC Analog Watchdog Threshold Register (ADC_HLTR)</i>	601
33	USB FULL SPEED DEVICE.....	602
33.1	INTRODUCTION.....	602
33.2	MAIN FEATURES.....	602
33.3	POWER MANAGEMENT.....	602
33.4	SYSTEM BUS ARCHITECTURE.....	602
33.5	SYSTEM BUS ARCHITECTURE.....	603
33.6	USB CONTROLLER.....	604
33.6.1	<i>Introduction</i>	604
33.7	USB DEVICE CLOCK AND RESET.....	607
33.7.1	<i>System clock</i>	607
33.7.2	<i>System reset</i>	607
33.8	VUSB ACCESS WAKE UP.....	607
33.9	INTERRUPT HIERARCHY.....	608
33.10	REGISTER.....	609
33.10.1	<i>USB AHB Global Config Register (USB_GAHBCFG)</i>	610
33.10.2	<i>USB Global Config Register (USB_GUSBCFG)</i>	610
33.10.3	<i>USB Global Reset Control Register (USB_GRSTCTL)</i>	611
33.10.4	<i>USB Global Interrupt Status Register (USB_GINTSTS)</i>	612
33.10.5	<i>USB Global Interrupt Mask Register (USB_GINTMSK)</i>	614
33.10.6	<i>USB Receive Status Debug Read Register (USB_GRXSTSR)</i>	614
33.10.7	<i>USB Receive Status and POP Register (USB_GRXSTSP)</i>	615
33.10.8	<i>USB Receive FIFO Size Register (USB_GRXFIZ)</i>	615
33.10.9	<i>USB Non-Periodic Transmit FIFO Size Register (USB_GNPTXFSIZ)</i>	616
33.10.10	<i>USB Low-Power-Mode Config Register (USB_GLPMCFG)</i>	616
33.10.11	<i>USB Device Config Register (USB_DCFG)</i>	618
33.10.12	<i>USB Device Control Register (USB_DCTL)</i>	619
33.10.13	<i>USB Device Status Register (USB_DSTS)</i>	620
33.10.14	<i>USB Device IN Endpoint Interrupt Mask Register (USB_DIEPMSK)</i>	621
33.10.15	<i>USB Device OUT Endpoint Interrupt Mask Register (USB_DOEPMSK)</i>	621
33.10.16	<i>USB Device All Endpoint Interrupt Register (USB_DAINT)</i>	622
33.10.17	<i>USB Device All Endpoint Interrupt Mask Register (USB_DAINTMSK)</i>	623
33.10.18	<i>USB Device IN Endpoint FIFO Empty Interrupt Mask Register (USB_DIEPEMP MSK)</i>	623
33.10.19	<i>USB Device IN Endpoint 0 Control Register (USB_DIEPCTL0)</i>	624
33.10.20	<i>USB Device OUT Endpoint 0 Control Register (USB_DOEPCTL0)</i>	625
33.10.21	<i>USB Device IN Endpoint x Control Register (USB_DIEPCTLx)</i>	626
33.10.22	<i>USB Device OUT Endpoint x Control Register (USB_DOEPCTLx)</i>	628
33.10.23	<i>USB Device IN Endpoint x InterruptRegister (USB_DIEPINTx)</i>	629
33.10.24	<i>USB Device OUT Endpoint x Interrupt Register (USB_DOEPINTx)</i>	630
33.10.25	<i>USB Device IN Endpoint 0Transfer SizeRegister (USB_DIEPTSI0)</i>	631

33.10.26	<i>USB Device OUT Endpoint 0 Transfer Size Register (USB_DOEPTSIZ0)</i>	632
33.10.27	<i>USB Device IN Endpoint x Transfer Size Register (USB_DIEPTSIZx)</i>	633
33.10.28	<i>USB Device OUT Endpoint x Transfer Size Register (USB_DOEPTSIZx)</i>	633
33.10.29	<i>USB Device IN Endpoint x Transfer Size Register (USB_DTXFSTSx)</i>	634
33.10.30	<i>USB Power Control Global Control Register (USB_PCGCCTL)</i>	634
33.11	PROGRAMMING MODEL	635
33.11.1	<i>Module initialization</i>	635
33.11.2	<i>Device initialization</i>	636
33.11.3	<i>Device programming</i>	636
33.11.4	<i>Operational model</i>	638
33.11.5	<i>LPM programming</i>	663
34	GENERAL-PURPOSE I/Os	668
34.1	INTRODUCTION	668
34.2	GPIO FUNCTIONAL DESCRIPTION	668
34.2.1	<i>GPIO, input and output enable, controlled pull-up resistor, controlled open-drain output</i>	669
34.2.2	<i>GPIO, input and output enable, true open-drain output (PA11, PA12)</i>	670
34.2.3	<i>GPIO, input and output enable, 2 controllable pull-up resistors, controllable open-drain output (7816 data port only)</i>	671
34.2.4	<i>GPIO, input and output enable, controlled pull-up resistor, controlled open-drain output, HV tolerant (PB12)</i>	672
34.3	IO FUNCTION DEFINITION	673
34.3.1	<i>GPIO input</i>	673
34.3.2	<i>GPIO output</i>	673
34.3.3	<i>Digital peripheral functions</i>	674
34.3.4	<i>Analog function</i>	675
34.3.5	<i>Analog functionUsing external crystal pins</i>	675
34.4	NRST PIN	675
34.5	WKUPX PINS	675
34.6	EXTERNAL PIN INTERRUPTS(EXTI)	676
34.6.1	<i>Function description</i>	676
34.6.2	<i>Application guidelines</i>	677
34.7	FAST GPIO OUTPUT	678
34.8	REGISTER	679
34.8.1	<i>GPIOx Input Enable Register (GPIOx_INEN)</i>	680
34.8.2	<i>GPIOx Pull-Up Enable Register (GPIOx_PUEN)</i>	680
34.8.3	<i>GPIOx Open-Drain Enable Register (GPIOx_ODEN)</i>	681
34.8.4	<i>GPIOx Function Control Register (GPIOx_FCR)</i>	682
34.8.5	<i>GPIOx Data Output Register (GPIOx_DO)</i>	684
34.8.6	<i>GPIOx Data Set Register (GPIOx_DSET)</i>	684
34.8.7	<i>GPIOx Data Reset Register (GPIOx_DRST)</i>	685
34.8.8	<i>GPIOx Data Input Register (GPIOx_DIN)</i>	685
34.8.9	<i>GPIOx DigitalFunctionSelect (GPIOx_DFS)</i>	686
34.8.10	<i>GPIOx Analog channel Enable Register (GPIOx_ANEN)</i>	687
34.8.11	<i>External Interrupt Input Select Register (GPIO_EXTISEL)</i>	687
34.8.12	<i>External Interrupt Edge Select and Enable Register (GPIO_EXTIEDS)</i>	689
34.8.13	<i>External Interrupt Digital Filter Register (GPIO_EXTIDF)</i>	691
34.8.14	<i>External Interrupt and Status Register (GPIO_EXTIISR)</i>	691
34.8.15	<i>External Interrupt Data Input Register (GPIO_EXTIDI)</i>	692
34.8.16	<i>Frequency Output Select Register (GPIO_FOUTSEL)</i>	692
34.8.17	<i>Wakeup Enable Register (GPIO_PINWKEN)</i>	693

35 SERIAL WIRE DEBUG (SWD).....	695
35.1 INTRODUCTION.....	695
35.2 PROGRAMMER INSTRUCTION.....	695
36 DEBUG SUPPORT.....	696
36.1 INTRODUCTION.....	696
36.2 DEBUG PIN.....	696
36.2.1 SWD pin.....	696
36.2.2 Pull-up resistance.....	697
36.3 SW DEBUG PORT.....	697
36.3.1 SW protocol introduction.....	697
36.3.2 SW protocol sequence.....	697
36.3.3 SW-DP ID code.....	698
36.3.4 Host read.....	698
36.3.5 Host write.....	699
36.4 SWD-DP REGISTER.....	699
36.4.1 Register list.....	699
36.5 CORE DEBUG REGISTER.....	699
36.6 DEBUG-RELATED CONFIGURATION.....	700
37 DEVICE SIGNATURE.....	701
37.1 REGISTER.....	701
37.1.1 Memory Capacity Query Register (SCU_CQR).....	701
37.2 DEVICE UID.....	702
REVISION HISTORY.....	703
CONTACT US.....	704

List of tables

TABLE 1- 1 FM33LC0XX DEVICE LINEUP.....	30
TABLE 1- 2 FM33LC0XXU SELECTION GUIDE.....	30
TABLE 1- 3 FM33LC0XXN SELECTION GUIDE.....	31
TABLE 1- 4 FM33LC0x4NR SELECTION GUIDE.....	32
TABLE 2- 1 FM33LC0XXU PIN DESCRIPTIONS.....	43
TABLE 2- 2 FM33LC0XXN PIN DESCRIPTIONS.....	48
TABLE 2- 3 FM33LC0x4NR PIN DESCRIPTIONS.....	52
TABLE 3- 1 FM33LC0XX ABSOLUTE MAXIMUM RATINGS.....	67
TABLE 3- 2 FM33LC0XX GENERAL OPERATING CONDITIONS.....	68
TABLE 3- 3 ACTIVE CURRENT CHARACTERISTICS.....	69
TABLE 3- 4 LP ACTIVE CURRENT CHARACTERISTICS.....	72
TABLE 3- 5 LP RUN CURRENT CHARACTERISTICS.....	72
TABLE 3- 6 SLEEP CURRENT CHARACTERISTICS.....	73
TABLE 3- 7 DEEPSLEEP CURRENT CHARACTERISTICS.....	73
TABLE 3- 8 RESET AND SUPPLY DETECTION.....	76
TABLE 3- 9 HIGH PRECISION REFERENCE CHARACTERISTIC.....	78
TABLE 3- 10 WAKE UP TIME CHARACTERISTICS.....	78
TABLE 3- 11 LOW-FREQUENCY CRYSTAL CHARACTERISTICS.....	80
TABLE 3- 12 HIGH-FREQUENCY CRYSTAL CHARACTERISTICS.....	80
TABLE 3- 13 INTERNAL HIGH-FREQUENCY RCOSCILLATOR CHARACTERISTICS.....	81
TABLE 3- 14 INTERNAL MIDDLE-FREQUENCY RCOSCILLATOR CHARACTERISTICS.....	83
TABLE 3- 15 INTERNAL LOW-FREQUENCY RCOSCILLATOR CHARACTERISTICS.....	84
TABLE 3- 16 PLLCHARACTERISTICS.....	84
TABLE 3- 17 ADC CHARACTERISTICS.....	87
TABLE 3- 18 ADC INPUT IMPEDANCE.....	88
TABLE 3- 19 TEMPERATURE SENSOR PARAMETER.....	90
TABLE 3- 20 OPA CHARACTERISTICS.....	92
TABLE 3- 21 ANALOG COMPARATOR CHARACTERISTICS.....	92
TABLE 3- 22 FLASH CHARACTERISTICS.....	93
TABLE 3- 23 GENERAL I/OCHARACTERISTICS.....	93
TABLE 3- 24 TRUE OPEN-DRAIN I/OCHARACTERISTICS.....	95
TABLE 3- 25 NRST PIN CHARACTERISTICS.....	95
TABLE 3- 26 PIN AC CHARACTERISTICS.....	96
TABLE 3- 27 LCD ON-CHIP RESISTOR VOLTAGE DIVIDER.....	96
TABLE 3- 28 USB PHY ELECTRICAL CHARACTERISTICS.....	97
TABLE 3- 29 USB CLOCK CHARACTERISTICS.....	97
TABLE 4- 1 POWER CONSUMPTION MODE TABLE.....	101
TABLE 4- 2 CONSUMPTION MODE AND AVAILABLE SYSTEM CLOCK.....	102
TABLE 4- 3 WAKE-UP EVENTS AND APPLICATION.....	107
TABLE 6- 1 FM33LC0XX PROCESSOR CONFIGURATION.....	118
TABLE 6- 2 CORTEX-M0 CORE REGISTERS.....	119
TABLE 6- 3 FM33LC0XX INTERRUPT VECTOR TABLE.....	121
TABLE 6- 4 HARDFAULT TYPES.....	121
TABLE 7- 1 PERIPHERALS ADDRESS ASSIGNMENT.....	130
TABLE 7- 2DATA CONTENT DEFINITION.....	131
TABLE 7- 3 USER OPTION BYTE DEFINITION.....	132
TABLE 7- 4 LOCK INFORMATION DEFINITION.....	132

TABLE 7- 5 LOCK BIT AND FLASH ADDRESS CORRESPONDING TABLE.....	133
TABLE 7- 6LOCK BIT PERMISSION DEFINITION.....	142
TABLE 7- 7 FLASH ACCESS AUTHORIZATION TABLE.....	143
TABLE 9- 1 IWDT OVERFLOW PERIODIC TABLE.....	158
TABLE 10- 1 WWDT OVERFLOW PERIODIC TABLE.....	166
TABLE 11- 1 SYSTEM CLOCK SWITCHING CONDITIONS.....	173
TABLE 11- 2 MAIN SYSTEM CLOCKS DESCRIPTION.....	173
TABLE 11- 3 PERIPHERAL MODULE OPERATING CLOCKS AND BUS CLOCKS.....	175
TABLE 11- 4RCHF CALIBRATION DATA.....	177
TABLE 11- 5RCMF CALIBRATION DATA.....	178
TABLE 11- 6 LPOSC CALIBRATION DATA.....	179
TABLE 11- 7 CLOCK SOURCE IN LOW POWER MODE.....	181
TABLE 16- 1 OPA PIN DEFINITION.....	252
TABLE 16- 2 OPA COMPARATOR MODE.....	255
TABLE 17- 1 COMPARATOR PIN LIST.....	269
TABLE 19- 1 I ² C PIN DEFINITION.....	282
TABLE 19- 2 I ² C PROTOCOL ELECTRICAL PARAMETER TABLE.....	282
TABLE 19- 3 I ² C PROTOCOL TIMING PARAMETER TABLE.....	283
TABLE 19- 4 I ² C INTERFACE TIMING REQUIREMENTS.....	288
TABLE 19- 5 I ² C SLAVE RESERVED ADDRESSES DEFINITION.....	290
TABLE 20- 1 UART PIN LIST.....	328
TABLE 20- 2 UART MODE.....	329
TABLE 20- 3 UART DATA FRAME FORMAT.....	329
TABLE 20- 4 THE STATUS OF THE INTERRUPT FLAG WHEN UART USES DMA TO SEND DATA.....	334
TABLE 20- 5 COMMON CLOCK FREQUENCY BAUD RATE CALCULATION.....	335
TABLE 21- 1 LPUART FRAME FORMAT.....	347
TABLE 21- 2 LPUART BIT MODULATION FACTOR.....	348
TABLE 21- 3 LPUART INTERRUPT WHEN TRANSMITTING BY DMA.....	351
TABLE 24- 1 DMA1 CHANNEL MAPPING.....	390
TABLE 25- 1 CRC GOLDEN REFERENCE DATA.....	400
TABLE 26- 1 CHANNEL STATUS TABLE.....	433
TABLE 26- 2 ENCODER INTERFACE COUNTING METHOD.....	436
TABLE 26- 3 DMA REQUEST CONFIGURATION.....	441
TABLE 27- 1 INTERNAL TRIGGER SIGNAL TABLE.....	482
TABLE 27- 2 ENCODER INTERFACE COUNTING METHOD.....	490
TABLE 27- 3 DMA OPERATION TABLE.....	495
TABLE 31- 1 FRAME FREQUENCY CALCULATION FORMULA.....	562
TABLE 31- 2 RELATIONSHIP BETWEEN TYPICAL FRAME FREQUENCY AND DF.....	563
TABLE 32- 1 ADC INPUT CHANNEL ALLOCATION.....	581
TABLE 32- 2 ADC SAMPLING TIME TABLE.....	584
TABLE 34- 1GPIO FUNCTION LOGIC DEFINITION.....	670
TABLE 34- 2TRUE OPEN-DRAIN IO FUNCTION LOGIC DEFINITION.....	671
TABLE 34- 3GPIO FUNCTION LOGIC DEFINITION.....	673
TABLE 34- 4FCR DEFINITION.....	673
TABLE 34- 5 DIGITAL PERIPHERAL FUNCTION SELECTION TABLE.....	674
TABLE 34- 6EXTERNAL PIN INTERRUPT CONFIGURATION.....	676

List of figures

FIGURE 1- 1 FM33LC0XX BLOCK DIAGRAM.....	29
FIGURE 2- 1 FM33LC0x6U LQFP64 PACKAGE.....	33
FIGURE 2- 2 FM33LC0x6N LQFP64 PACKAGE.....	34
FIGURE 2- 3 FM33LC0x5N LQFP48 PACKAGE.....	35
FIGURE 2- 4 FM33LC0x4NR LQFP44 PACKAGE.....	36
FIGURE 2- 5 FM33LC0x3N QFN32 PACKAGE.....	37
FIGURE 2- 6 FM33LC0x3U QFN32 PACKAGE.....	38
FIGURE 2- 7 FM33LC0x3N TSSOP20 PACKAGE.....	38
FIGURE 2- 8 LQFP64 PACKAGE INFORMATION.....	53
FIGURE 2- 9 LQFP48 PACKAGE INFORMATION.....	55
FIGURE 2- 10 LQFP44 PACKAGE INFORMATION.....	56
FIGURE 2- 11 QFN32 PACKAGE INFORMATION.....	58
FIGURE 2- 12 TSSOP20 PACKAGE INFORMATION.....	59
FIGURE 2- 13 JEDEC STANDARD HEAT RESISTANCE REFLOW TEMPERATURE CURVE.....	62
FIGURE 3- 1 FM33LC0x6U POWER SUPPLY SCHEME.....	65
FIGURE 3- 2 FM33LC0x6N POWER SUPPLY SCHEME.....	66
FIGURE 3- 3 ADC CHANNEL INPUT IMPEDANCE.....	87
FIGURE 3- 4 USB DIFFERENTIAL SIGNAL SEQUENCE DIAGRAM.....	97
FIGURE 4- 1 POWER STRUCTURE.....	99
FIGURE 4- 2 CONSUMPTION MODE AND SYSTEM CLOCK.....	102
FIGURE 7- 1 SYSTEM BUS DIAGRAM.....	127
FIGURE 7- 2 FM33LC04X BUS ADDRESS.....	128
FIGURE 7- 3 FM33LC02X BUS ADDRESS.....	129
FIGURE 7- 4 BOOTSPLIT SCHEMATIC DIAGRAM.....	134
FIGURE 7- 5 STATE TRANSITION SCHEMATIC DIAGRAM.....	136
FIGURE 8- 1 RESET BLOCK DIAGRAM.....	152
FIGURE 8- 2 POWER-ON/POWER-DOWN RESET DIAGRAM.....	153
FIGURE 9- 1 IWDT BLOCK DIAGRAM.....	157
FIGURE 9- 2 IWDT WINDOW DIAGRAM.....	159
FIGURE 10- 1 WWDT BLOCK DIAGRAM.....	164
FIGURE 10- 2 WINDOW WATCHDOG TIMING DIAGRAM.....	166
FIGURE 11- 1 CLOCK TREE DIAGRAM.....	172
FIGURE 11- 2 USB PHY REFERENCE CLOCK SOURCE SELECTION.....	176
FIGURE 13- 1 UNDER VOLTAGE DETECTION CIRCUIT DIAGRAM.....	208
FIGURE 13- 2 TIMING OF SVD.....	209
FIGURE 13- 3 SVS DETECTION USING EXTERNAL RESISTOR DIVIDER.....	210
FIGURE 13- 4 SVS DETECTION USING INTERNAL RESISTOR DIVIDER.....	211
FIGURE 14- 1 ECB MODE ENCRYPTION.....	220
FIGURE 14- 2 ECB MODE DECRYPTION.....	221
FIGURE 14- 3 CBC MODE ENCRYPTION.....	222
FIGURE 14- 4 CBC MODE DECRYPTION.....	222
FIGURE 14- 5 SUSPEND MODE SEQUENCE.....	223
FIGURE 14- 6 CTR MODE ENCRYPTION.....	224
FIGURE 14- 7 CTR MODE DECRYPTION.....	225
FIGURE 14- 8 STORAGE FORMAT OF 32-BIT COUNTER VALUE AND RANDOM NUMBER.....	225
FIGURE 14- 9 GCM MODE ENCRYPTION.....	227
FIGURE 14- 10 GCM MODE DECRYPTION.....	228

FIGURE 14- 11 MULTH MODULE BLOCK DIAGRAM.....	229
FIGURE 14- 12 DATA STORAGE FORMATUNDER DIFFERENTDATA TYPE.....	231
FIGURE 14- 13 OPERATION SEQUENCE OF MODE 1: ENCRYPTION.....	232
FIGURE 14- 14 OPERATION SEQUENCE OF MODE 2: KEY EXPANSION.....	233
FIGURE 14- 15 OPERATION SEQUENCE OF MODE 3: DECRYPTION.....	233
FIGURE 14- 16 OPERATION SEQUENCE OF MODE 4: KEY EXPANSION + DECRYPTION.....	234
FIGURE 14- 17 OPERATION SEQUENCE OF USING MULTH MODULE.....	235
FIGURE 14- 18 DMA REQUEST AND DATA TRANSFER SEQUENCE WHILE INPUT.....	236
FIGURE 14- 19 DMA REQUEST AND DATA TRANSFER SEQUENCE WHILE OUTPUT.....	236
FIGURE 15- 1 TRUE RANDOM NUMBER GENERATION MODULE.....	243
FIGURE 15- 2 CLOCKFOR TRNG.....	244
FIGURE 16- 1 OPA1 CIRCUIT BLOCK DIAGRAM.....	250
FIGURE 16- 2 OPA2 CIRCUIT BLOCK DIAGRAM.....	250
FIGURE 16- 3 OPA IS USED AS ADC FRONT-END AMPLIFICATION.....	251
FIGURE 16- 4 OPA STANDALONE MODE.....	252
FIGURE 16- 5 OPA COMPARATOR MODE.....	253
FIGURE 16- 6 OPA COMPARATOR REFERENCE VOLTAGE GENERATION.....	254
FIGURE 16- 7 OPA COMPARATOR OUTPUT DIGITAL FILTER.....	255
FIGURE 16- 8 OPA BUFFER MODE.....	256
FIGURE 16- 9 OPA PGA MODE.....	256
FIGURE 16- 10 OPA LOOP FILTERING.....	257
FIGURE 16- 11 OPA COMPARATOR INTERRUPT GENERATION.....	259
FIGURE 17- 1 COMPARATOR CIRCUIT BLOCK DIAGRAM.....	268
FIGURE 17- 2 SCHEMATIC DIAGRAM OF DIGITAL FILTERING WAVEFORM.....	270
FIGURE 17- 3 COMPARATOR INTERRUPT GENERATION.....	271
FIGURE 17- 4 COMPARATOR TRIGGER OUTPUT SIGNAL GENERATION.....	271
FIGURE 19- 1 I ² C BLOCK DIAGRAM.....	281
FIGURE 19- 2 I ² C BUS PROTOCOL.....	286
FIGURE 19- 3 BIT PROTOCOL.....	286
FIGURE 19- 4 START & STOP CONDITION DEFINITION.....	286
FIGURE 19- 5 ACK.....	287
FIGURE 19- 6 SLAVE SIGNAL FILTERING.....	292
FIGURE 19- 7 FRAME FORMAT WHEN A MASTER WRITES DATA TO A 7-BIT ADDRESS SLAVE.....	293
FIGURE 19- 8 I ² C SOFTWARE SENDING DATA FLOW DIAGRAM.....	294
FIGURE 19- 9 I ² C MASTER SENDS DATA FLOW DIAGRAM TO 7-BIT ADDRESS SLAVE.....	295
FIGURE 19- 10 FRAME FORMAT WHEN A MASTER READS DATA FROM A 7-BIT ADDRESSING SLAVE.....	295
FIGURE 19- 11 I ² C SOFTWARE RECEIVE DATA FLOW DIAGRAM.....	296
FIGURE 19- 12 I ² C READS DATA FLOW DIAGRAM FROM 7-BIT ADDRESS SLAVE.....	297
FIGURE 19- 13 FRAME FORMAT FOR BI-DIRECTIONAL DATA COMMUNICATION.....	297
FIGURE 19- 14 10BIT ADDRESSING, THE MASTER WRITES DATA TO THE SLAVE.....	298
FIGURE 19- 15 I ² C SOFTWARE TRANSMIT FLOW DIAGRAM.....	299
FIGURE 19- 16 10BIT ADDRESSING, MASTER READS DATA FROM THE SLAVE.....	299
FIGURE 19- 17 I ² C SOFTWARE SEND DATA FLOW DIAGRAM.....	300
FIGURE 19- 18 I ² C SOFTWARE SENDING DATA FLOW DIAGRAM.....	301
FIGURE 19- 19 I ² C MASTER DMA TRANSMIT FLOWCHART.....	302
FIGURE 19- 20 I ² C MASTER DMA RECEIVE FLOWCHART.....	304
FIGURE 19- 21 MASTER TIMING CONTROL.....	306
FIGURE 19- 22SLAVE DATA SENDING WAVEFORM.....	308
FIGURE 19- 23 SLAVE DATA RECEIVING WAVEFORM.....	309
FIGURE 19- 24 SLAVE DATA RECEIVING WAVEFORM (SCLSEN=0, RECEIVING OVERFLOW).....	310
FIGURE 19- 25 I ² C SLAVE DMA RECEIVING FLOWCHART.....	312

FIGURE 19- 26 I ² C SLAVE DMA SENDING FLOWCHART.....	313
FIGURE 19- 27SDA OUTPUT DELAY WAVEFORM.....	314
FIGURE 20- 1 UART BLOCK DIAGRAM.....	327
FIGURE 20- 2 UART CHARACTER FORMAT.....	329
FIGURE 20- 3 BIT SAMPLING.....	330
FIGURE 20- 4 UART ASYNCHRONOUS TRANSMISSION WAVEFORM 1.....	331
FIGURE 20- 5 UART ASYNCHRONOUS TRANSMISSION WAVEFORM 2.....	332
FIGURE 20- 6 UART ASYNCHRONOUS TRANSMISSION WAVEFORM 3.....	332
FIGURE 20- 7 THE INFRARED MODULATION WAVEFORM.....	336
FIGURE 20- 8 UART TRANSMIT DELAY.....	337
FIGURE 21- 1 LPUART BLOCK DIAGRAM.....	345
FIGURE 21- 2 CHARACTER FORMAT.....	347
FIGURE 22- 1 BLOCK DIAGRAM OF SPI.....	359
FIGURE 22- 2SPI DATA/CLOCK TIMING DIAGRAM (CPHA=0).....	360
FIGURE 22- 3SPI DATA/CLOCK TIMING DIAGRAM (CPHA=1).....	361
FIGURE 22- 44-WIRE HALF-DUPLEX WRITE OPERATION.....	361
FIGURE 22- 54-WIRE HALF-DUPLEX READ OPERATION (NO DUMMY CYCLE).....	362
FIGURE 22- 64-WIRE HALF-DUPLEX READ OPERATION (WITH DUMMY CYCLE).....	362
FIGURE 22- 7SPI MASTER/SPI SLAVE INTERCONNECT.....	364
FIGURE 22- 8SPI SSN TIMING DIAGRAM (SSNM=1, CPHA=0).....	366
FIGURE 22- 9SPI SSN TIMING DIAGRAM (SSNM=0).....	366
FIGURE 23- 1 ISO7816 BLOCK DIAGRAM.....	375
FIGURE 23- 2 ISO7816 DATA FRAME STRUCTURE.....	376
FIGURE 23- 3 ISO7816 DATA RECEIVE PROCESS.....	377
FIGURE 23- 4 ISO7816 DATA TRANSMISSION PROCESS.....	378
FIGURE 24- 1 DMA1 BLOCK DIAGRAM.....	388
FIGURE 24- 2 DMA REGISTER CONFIGURATION.....	388
FIGURE 24- 3 DMA WORKFLOW.....	389
FIGURE 25- 1 CRC OPERATION FLOW.....	399
FIGURE 25- 2 CRC THE DATA IN RAM BY DMA.....	400
FIGURE 26- 1 ATIM BLOCK DIAGRAM.....	407
FIGURE 26- 2 WAVEFORM OF PRESCALING FROM 1 TO 2.....	408
FIGURE 26- 3 WAVEFORM OF PRESCALING FROM 1 TO 4.....	409
FIGURE 26- 4 UPWARD COUNTING WAVEFORM, INTERNAL CLOCK NOT DIVIDED.....	410
FIGURE 26- 5 UPWARD COUNTING WAVEFORM, INTERNAL CLOCK DIVIDED-BY-2.....	410
FIGURE 26- 6 UPDATE EVENT WHEN ARPE=0 (ARR IS NOT PRELOADED).....	411
FIGURE 26- 7 UPDATE EVENT WHEN ARPE=1 (ARR PRELOAD).....	411
FIGURE 26- 8 DOWNWARD COUNTING WAVEFORM, INTERNAL CLOCK NOT DIVIDED.....	412
FIGURE 26- 9 DOWNWARD COUNTING WAVEFORM, INTERNAL CLOCK DIVIDED-BY-2.....	413
FIGURE 26- 10 UPDATE EVENT WHEN ARPE=0 (ARR IS NOT PRELOADED).....	413
FIGURE 26- 11 UPDATE EVENT WHEN ARPE=1 (ARR PRELOAD).....	414
FIGURE 26- 12 TIMING DIAGRAM OF CENTER ALIGNED COUNTER, ATIM_PCS=0, ATIM_ARR=0x6.....	415
FIGURE 26- 13 COUNTER TIMING DIAGRAM, UPDATE EVENT WHEN ARPE=1 (COUNTER UNDERFLOW).....	415
FIGURE 26- 14 COUNTER TIMING DIAGRAM, UPDATE EVENT WHEN ARPE=1 (COUNTER OVERFLOW).....	416
FIGURE 26- 15 EXAMPLE OF UPDATE RATE IN 15 DIFFERENT MODES, AND REGISTER SETTINGS OF ATIM_RCR.....	417
FIGURE 26- 16 ATIM CLOCK SOURCE BLOCK DIAGRAM.....	418
FIGURE 26- 17 INTERNAL CLOCK SOURCE MODE WITH CLOCK DIVISION FACTOR OF 1.....	418
FIGURE 26- 18 TI2 EXTERNAL CLOCK CONNECTION EXAMPLE.....	419
FIGURE 26- 19 TIMING IN EXTERNAL CLOCK MODE 1.....	419
FIGURE 26- 20 TIMING IN EXTERNAL CLOCK MODE 1.....	420
FIGURE 26- 21 EXTERNAL TRIGGER INPUT BLOCK DIAGRAM.....	421

FIGURE 26- 22 TIMING 1 IN EXTERNAL CLOCK MODE 2.....	421
FIGURE 26- 23 TIMING 2 IN EXTERNAL CLOCK MODE 2.....	422
FIGURE 26- 24 CAPTURE/COMPARE CHANNEL (CHANNEL 1 INPUT PART).....	423
FIGURE 26- 25 MAIN CIRCUIT OF CAPTURE/COMPARE CHANNEL 1.....	423
FIGURE 26- 26 OUTPUT SECTION OF CAPTURE/COMPARE CHANNEL (CHANNELS 1 TO 3).....	425
FIGURE 26- 27 OUTPUT PART OF THE CAPTURE/COMPARE CHANNEL (CHANNEL 4).....	425
FIGURE 26- 28 PWM INPUT CAPTURE MODE TIMING.....	426
FIGURE 26- 29 OUTPUT COMPARE MODE, FLIP OC1.....	428
FIGURE 26- 30 EDGE-ALIGNED PWM WAVEFORM (ARR=7).....	428
FIGURE 26- 31 CENTER-ALIGNED PWM WAVEFORM (APR=7).....	429
FIGURE 26- 32 COMPLEMENTARY OUTPUT WITH DEAD ZONE INSERTION.....	430
FIGURE 26- 33 DEAD ZONE WAVEFORM DELAY IS GREATER THAN NEGATIVE PULSE.....	430
FIGURE 26- 34 DEAD ZONE WAVEFORM DELAY IS GREATER THAN POSITIVE PULSE.....	430
FIGURE 26- 35 BRAKE CONTROL LOGIC.....	430
FIGURE 26- 36 RESPONSE TO BRAKE OUTPUT.....	432
FIGURE 26- 37 EXAMPLE OF GENERATING SIX-STEP PWM USING COM (OSSR=1).....	434
FIGURE 26- 38 EXAMPLE OF SINGLE PULSE MODE.....	435
FIGURE 26- 39 ETR SIGNAL CLEARS OCXREF OF ATIM.....	436
FIGURE 26- 40 EXAMPLE OF COUNTER OPERATION IN ENCODER MODE.....	437
FIGURE 26- 41 TIMING IN COMPLEX BIT MODE.....	438
FIGURE 26- 42 TIMING IN GATED MODE.....	439
FIGURE 26- 43 TIMING IN TRIGGER MODE.....	439
FIGURE 26- 44 TIMING IN EXTERNAL CLOCK MODE 2 + TRIGGER MODE.....	440
FIGURE 27- 1 GPTIM BLOCK DIAGRAM.....	467
FIGURE 27- 2 WAVEFORM OF PRESCALING FROM 1 TO 2.....	468
FIGURE 27- 3 WAVEFORM OF PRESCALING FROM 1 TO 4.....	469
FIGURE 27- 4 UPWARD COUNTING WAVEFORM, INTERNAL CLOCK NOT DIVIDED.....	470
FIGURE 27- 5 UPWARD COUNTING WAVEFORM, INTERNAL CLOCK DIVIDED-BY-2.....	470
FIGURE 27- 6 UPDATE EVENT WHEN ARPE=0 (ARR IS NOT PRELOADED).....	471
FIGURE 27- 7 UPDATE EVENT WHEN ARPE=1 (ARR PRELOAD).....	471
FIGURE 27- 8 DOWNWARD COUNTING WAVEFORM, INTERNAL CLOCK NOT DIVIDED.....	472
FIGURE 27- 9 DOWNWARD COUNTING WAVEFORM, INTERNAL CLOCK DIVIDED-BY-2.....	473
FIGURE 27- 10 DOWNWARD COUNTING WAVEFORM, INTERNAL CLOCK DIVIDED-BY-2.....	473
FIGURE 27- 11 DOWNWARD COUNTING, UPDATE EVENT WHEN REPEAT COUNT IS NOT USED.....	474
FIGURE 27- 12 TIMING DIAGRAM OF CENTER ALIGNED COUNTER, ATIM_PCS=0, ATIM_ARR=0x6.....	475
FIGURE 27- 13 COUNTER TIMING DIAGRAM, UPDATE EVENT WHEN ARPE=1 (COUNTER UNDERFLOW).....	475
FIGURE 27- 14 COUNTER TIMING DIAGRAM, UPDATE EVENT WHEN ARPE=1 (COUNTER OVERFLOW).....	476
FIGURE 27- 15 ATIM CLOCK SOURCE BLOCK DIAGRAM.....	476
FIGURE 27- 16 INTERNAL CLOCK SOURCE MODE WITH CLOCK DIVISION FACTOR OF 1.....	477
FIGURE 27- 17 TI2 EXTERNAL CLOCK CONNECTION EXAMPLE.....	477
FIGURE 27- 18 TIMING IN EXTERNAL CLOCK MODE 1.....	478
FIGURE 27- 19 TIMING IN EXTERNAL CLOCK MODE 1.....	479
FIGURE 27- 20 EXTERNAL TRIGGER INPUT BLOCK DIAGRAM.....	479
FIGURE 27- 21 TIMING 1 IN EXTERNAL CLOCK MODE 2.....	480
FIGURE 27- 22 TIMING 2 IN EXTERNAL CLOCK MODE 2.....	481
FIGURE 27- 23 CAPTURE/COMPARE CHANNEL (CHANNEL 1 INPUT PART).....	483
FIGURE 27- 24 MAIN CIRCUIT OF CAPTURE/COMPARE CHANNEL 1.....	483
FIGURE 27- 25 OUTPUT SECTION OF CAPTURE/COMPARE CHANNEL.....	484
FIGURE 27- 26 PWM INPUT CAPTURE MODE TIMING.....	485
FIGURE 27- 27 OUTPUT COMPARE MODE, FLIP OC1.....	486
FIGURE 27- 28 EDGE-ALIGNED PWM WAVEFORM (ARR=7).....	487

FIGURE 27- 29 CENTER-ALIGNED PWM WAVEFORM (APR=7).....	488
FIGURE 27- 30 EXAMPLE OF SINGLE PULSE MODE.....	489
FIGURE 27- 31 ETR SIGNAL CLEARS OCXREF OF GPTIM.....	490
FIGURE 27- 32 EXAMPLE OF COUNTER OPERATION IN ENCODER MODE.....	491
FIGURE 27- 33 TIMING IN BIT MODE.....	492
FIGURE 27- 34 TIMING IN GATED MODE.....	493
FIGURE 27- 35 TIMING IN TRIGGER MODE.....	493
FIGURE 27- 36 TIMING IN EXTERNAL CLOCK MODE 2 + TRIGGER MODE.....	494
FIGURE 28- 1 BSTIM32BLOCK DIAGRAM.....	517
FIGURE 29- 1 LPTIM32 BLOCK DIAGRAM.....	530
FIGURE 29- 2EXTERNAL ETR PULSE RISING EDGE TRIGGERS COUNTING.....	531
FIGURE 29- 3 EXTERNAL ETR PULSE ASYNCHRONOUS COUNTING (FALLING EDGE).....	532
FIGURE 29- 4 TIME OUT MODE.....	533
FIGURE 29- 5 PWM OUTPUT.....	534
FIGURE 29- 6 PWM OUTPUT.....	535
FIGURE 30- 1 RTC BLOCK DIAGRAM.....	543
FIGURE 30- 2 LTBC BLOCK DIAGRAM.....	545
FIGURE 30- 3 RTC TIME READING FLOW CHART.....	549
FIGURE 31- 1 LCD DISPLAY CONTROL MODULE BLOCK DIAGRAM.....	562
FIGURE 31- 2 LCD DRIVE WAVEFORM (1/4 DUTY, 1/3 BIAS, TYPE A).....	564
FIGURE 31- 3 LCD DRIVE WAVEFORM (1/4 DUTY, 1/3 BIAS, TYPE B).....	565
FIGURE 31- 4 LCD ON-CHIP RESISTOR BUFFER TYPE DRIVE CIRCUIT.....	566
FIGURE 32- 1 ADC BLOCK DIAGRAM.....	580
FIGURE 32- 2 ADC SINGLE-ENDED INPUT CHANNEL SCHEMATIC DIAGRAM.....	585
FIGURE 32- 3ADC SINGLE-ENDED INPUT CHANNEL SCHEMATIC DIAGRAM.....	586
FIGURE 32- 4ADC TRIGGER CHANNEL DIAGRAM.....	588
FIGURE 32- 5 ADC TRIGGER SIGNAL FILTERING.....	588
FIGURE 32- 6 ADC WORKING CLOCK.....	590
FIGURE 32- 7AUTOMATIC WAITING IN CONTINUOUS MODE.....	591
FIGURE 32- 8 ANALOG WATCHDOG.....	592
FIGURE 33- 1LOCATION OF USB PERIPHERALS ON THE BUS.....	603
FIGURE 33- 2USB PERIPHERAL INTERNAL ADDRESS ALLOCATION.....	605
FIGURE 33- 3USB PERIPHERAL INTERRUPT SCHEMATIC DIAGRAM.....	608
FIGURE 34- 1GPIO BLOCK DIAGRAM.....	669
FIGURE 34- 2TRUE OPEN-DRAIN GPIO BLOCK DIAGRAM.....	670
FIGURE 34- 3GPIO (TWO PULL-UPS) BLOCK DIAGRAM.....	671
FIGURE 34- 45V-TOLERANT GPIO BLOCK DIAGRAM.....	672
FIGURE 34- 5PIN INPUT DIGITAL FILTERING.....	677
FIGURE 34- 6EXTI SIGNAL INPUT SCHEMATIC.....	677
FIGURE 36- 1CORTEX-M0 DEBUG SYSTEM DIAGRAM.....	696

1 Features

1.1 Introduction

FM33LC0xxx series low-power MCU, based on the ARM Cortex-M0 core, integrates large-capacity embedded flash memory, with rich analog and digital peripherals and excellent low-power characteristics. FM33LC0xxx series includes two sub-series: FM33LC0xxU series supports USB FS device without crystal oscillator, FM33LC0xxN series does not support USB, and FM33LC0x4NR series.

- 1.8V~3.6V wide supply range (USB); 1.8V~5.5V wide supply range (no USB)
- -40°C~+85°C temperature range
- Core
 - ARM Cortex-M0
 - Unprivileged/Privileged support
 - 64Mhz Maximum Frequency
 - SWDDebug Interface
 - 24bit SystickTimer
- Lower-power platform
 - 120uA/MHz@48MHz, 98uA/MHz@64MHz (Coremark)
 - 30uA LPRUN mode@32KHz
 - 6uASleepmode
 - 1uA DeepSleep mode (RTC on + all RAM retention + CPU retention)
 - 0.8uA DeepSleep mode (RTCOFF+ all RAM retention + CPU retention)
- Memories
 - 64/128/256KB Flashmemory
 - Flash cycling endurance: 100,000
 - Flashdata retention: 10years@85°C
 - User code protection
 - 24KB Maximum SRAM
- Analog peripherals
 - BOR with 4 programmable thresholds
 - Ultra-low-power PDR with 4 programmable thresholds
 - Programmable Supply Voltage Detector
 - 2xOPA
 - 2x low-power analog comparator
 - 12bit 1Msps SAR-ADC
 - High precision temperature sensor, +/-2°C over full temperature range

- Communication interfaces
 - UART*4
 - LPUART*2
 - 7816master*1
 - SPI*2, master mode
 - I2C*1, 1Mbps Fm+, master/slave mode
 - 7-channel DMA
 - Programable CRC
- USBslave
 - USB2.0 FS device, supports no crystal oscillator
 - Supports the following endpoints: 1 bidirectional control, 2 configurable IN, 2 configurable OUT
 - 512 bytes Packet RAM
 - Supports USB2.0 LPM
 - Suspend/Resume
- Timers
 - 16bitbasic timer*1, 120MHzMaximum PWM resolution
 - 16bitgeneral timer*2
 - 32bitbasic timer*1
 - 24-bit Systick*1
 - 32-bitlow-power timer*1
 - Windowed watchdog timer *1
 - Independent watchdog timer *1
 - Low-power real-time clock calendar(RTCC), with digital calibration up to +/-0.476ppm
 - Segment LCD Controller
- Segment LCD controller
 - Up to 4COM×32SEG / 6COM×30SEG / 8COM×28SEG
 - 1/3 bias、1/4bias
 - Internal resistorvoltage divider
 - Display under DeepSleep
- Security
 - AES128/192/256bit hardware accelerator, supporting ECB/CBC/CTR/GCM/GMAC
 - True Random Number generator
- Clocks
 - Programmable high speed RC oscillator, 8/16/24/32MHz, factory-trimmed to +/-0.5%, variation less than +/-2% for 8MHz over -40~+85°C
 - Low power 32K crystal oscillator w/ fail detector
 - On-chip low speed RC oscillator, 32KHz

- 4~32MHz high-frequency crystal oscillator
- PLL_L up to 128MHz
- PLL_H up to 64Mhz

1.2 Block diagram




Figure 1-1 FM33LC0xx block diagram

1.3 Device lineup

Part code	Flash (Kbytes)	RAM (Kbytes)	Package
FM33LC046U/N	256	24	LQFP64
FM33LC026U/N	128	24	LQFP64
FM33LC016U/N	64	16	LQFP64
FM33LC045U/N	256	24	LQFP48
FM33LC025U/N	128	24	LQFP48
FM33LC015U/N	64	16	LQFP48
FM33LC043U/N	256	24	QFN32
FM33LC023U/N	128	24	QFN32
FM33LC013U/N	64	16	QFN32
FM33LC044NR	256	24	LQFP44
FM33LC024NR	128	24	LQFP44
FM33LC014NR	64	16	LQFP44

Table 1-1 FM33LC0xx device lineup

1.4 FM33LC0xx selection guide

	FM33LC046U	FM33LC043U	FM33LC026U	FM33LC023U
CPU	Cortex-M0			
Max Freq.	64MHz			
Flash	256KB		128KB	
RAM	24KB			
AES	1			
RNG	1			
Timer	ATIM	1		
	GTIM	2		
	BSTIM32	1		
	LPTIM32	1		
	systick	1		
RTC/WWDT/IWDT	1/1/1			
SPI	2	2	2	2
I2C	1	1	1	1
UART	4	4	4	4
LPUART	2	2	2	2
USB1.1 FS	1	1	1	1
GPIO	54	26	54	26
LCD	4*32			
	6*30			
	8*28			
OPA	2	1	2	1
12bit SAR-ADC	16ch	9	16ch	9
TempSensor	1			

Table 1-2 FM33LC0xxU selection guide

	FM33LC0x6N	FM33LC0x5N	FM33LC0x3N
CPU		Cortex-M0	
Max Freq.		64MHz	
Flash		256KB 128KB 64KB	
RAM		24KB 24KB 16KB	
AES		1	
RNG		1	
Timer	ATIM	1	
	GTIM	2	
	BSTIM32	1	
	LPTIM32	1	
	systick	1	
RTC/WWDT/IWD T		1/1/1	
SPI	2	2	2
I2C	1	-	-
UART	4	4	4
LPUART	2	2	2
USB1.1 FS	-	-	-
GPIO	56	44	28
LCD	4*32	4*24	
	6*30	6*22	-
	8*28	8*20	
OPA	2	2	2
12bit SAR-ADC	16ch	11ch	9ch
TempSensor		1	

Table 1-3 FM33LC0xxN selection guide

	FM33LC044NR	FM33LC024NR	FM33LC014NR
CPU		Cortex-M0	
Max Freq.		64MHz	
Flash	256KB	128KB	64KB
RAM	24KB	24KB	16KB
AES		1	
RNG		1	
Timer	ATIM	1	
	GTIM	2	
	BSTIM32	1	
	LPTIM32	1	
	systick	1	
RTC/WWDT/IWD T		1/1/1	
SPI		1	
I2C		-	
UART		4	
LPUART		2	

	FM33LC044NR	FM33LC024NR	FM33LC014NR
USB1.1 FS		-	
GPIO		41	
LCD		4*25 6*23 8*21	
OPA		2	
12bit SAR-ADC		11ch	
TempSensor		1	

Table 1-4 FM33LC0x4NR selection guide

2 Pinout

2.1 Package and pin

2.1.1 FM33LC0x6U (LQFP64)




Figure 2-1 FM33LC0x6U LQFP64 package

Note:

- 1、 PA11 and PA12 are true open drain pins
- 2、 PB12 is 5V tolerant pin

2.1.2 FM33LC0x6N (LQFP64)




Figure 2-2 FM33LC0x6N LQFP64 package

2.1.3 FM33LC0x5N (LQFP48)




Figure 2-3 FM33LC0x5N LQFP48 package

2.1.4 FM33LC0x4NR (LQFP44)




Figure 2-4 FM33LC0x4NR LQFP44 package

2.1.5 FM33LC0x3N (QFN32)




Figure 2-5 FM33LC0x3N QFN32 package

2.1.6 FM33LC0x3U (QFN32)




Figure 2-6 FM33LC0x3U QFN32 package

2.1.7 FM33LC0x2N (TSSOP20)




Figure 2-7 FM33LC0x3N TSSOP20 package

2.1.8 Pin descriptions (FM33LC0xxU)

Pin Number			Pin Function	Descriptions
LQFP64	LQFP48	QFN32		
1		2	NRST	Global reset
2		3	PA13	GPIO
			UART0_RX	UARTreceive
			LPUART0_RX	Low-power UARTreceive
			ADC_IN6	ADCinput channel
3		4	PA14	GPIO
			UART0_TX	UARTtransmit
			LPUART0_TX	Low-power UART transmit
			ADC_IN7	ADCinput channel
4		5	PA15	GPIO
			WKUP0	External wakeup
			SVS	External power detection
			ADC_IN10	ADC input channel
5			PA0	GPIO
			COM0	LCDCOM
			UART4_RX	UARTreceive
6			PA1	GPIO
			COM1	LCDCOM
			UART4_TX	UART transmit
7			PA2	GPIO
			COM2	LCDCOM
			UART0_RX	UART receive
			LPUART0_RX	Low-power UARTreceive
8			PA3	GPIO
			COM3	LCDCOM
			UART0_TX	UARTtransmit
			LPUART0_TX	Low-power UARTtransmit
9			PA4	GPIO
			COM4/SEG28	LCDCOM/SEG
			GPT1_CH3	General timer external channel
			COMP2_INN1	Comparator input
10			PA5	GPIO
			COM5/SEG29	LCDCOM/SEG
			GPT1_CH4	General timer external channel
			COMP2_INN2	Comparator input
11			PA6	GPIO
			COM6/SEG30	LCDCOM/SEG
			OPA1_INN2	OPAinput channel
12			PA7	GPIO
			COM7/SEG31	LCDCOM/SEG
			OPA1_INP2	OPA input channel
13		6	PA8	GPIO

Pin Number			Pin Function	Descriptions
LQFP64	LQFP48	QFN32		
14			SEG0	LCDSEG
			LPT32_CH1	Low-power timer external channel
			COMP2_INP1	Comparator input
15			PA9	GPIO
			SEG1	LCDSEG
			LPT32_CH2	Low-power timer external channel
			COMP2_INP2	Comparator input
			PA10	GPIO
16		7	WKUP1	External wakeup
			SEG2	LCDSEG
			LPT32_ETR	Low power timer external trigger input
			COMP1_INN1	Comparator input
			PA11	GPIO
17		8	SCL	I2C clock
			PA12	GPIO
			SDA	I2Cdata
			ADC_EXSAMP	ADC external sampling control
18		9	PB2	GPIO
			WKUP2	External wakeup
			UART4_RX	UARTreceive
			ATIM_CH1N	Advanced timer external channel
19		10	PB3	GPIO
			UART4_TX	UART transmit
			ATIM_CH2N	Advanced timer external channel
20			PB4	GPIO
			SEG3	LCDSEG
			ATIM_CH1	Advanced timer external channel
21			PB5	GPIO
			SEG4	LCDSEG
			ATIM_CH2	Advanced timer external channel
22			PB6	GPIO
			SEG5	LCDSEG
			ATIM_CH3	Advanced timer external channel
23			PB7	GPIO
			SEG6	LCDSEG
			ATIM_CH4	Advanced timer external channel
24		11	PB8	GPIO
			SEG7	LCDSEG
			SPI1_SSN	SPI chip select
			ATIM_CH3N	Advanced timer external channel
25		12	PB9	GPIO
			SEG8	LCDSEG
			ANATST	Analog test channel
			SPI1_SCK	SPIclock
			GPT0_ETR	General timer external trigger input
26		13	PB10	GPIO

Pin Number			Pin Function	Descriptions
LQFP64	LQFP48	QFN32		
			SEG9	LCDSEG
			OPA1_INN1	OPA input
			SPI1_MISO	SPIdata
			GPT0_CH1	General timer external channel
27		14	PB11	GPIO
			SEG10	LCDSEG
			OPA1_INP1	OPAinput
			SPI1_MOSI	SPIdata
			GPT0_CH2	General timer external channel
28			PB12	GPIO
			WKUP3	External wakeup
			FOUT1	Clock frequency output
			ATIM_ETR	Advanced timer external trigger input
29			PB13	GPIO
			SEG11	LCD SEG
			OPA2_INN1	OPAinput
			UART1_RX	UARTreceive
			LPUART1_RX	LPUARTreceive
30			PB14	GPIO
			SEG12	LCDSEG
			OPA2_INP1	OPAinput
			UART1_TX	UARTtransmit
			LPUART1_TX	LPUARTtransmit
31		15	DP	USBdata
32		16	DM	USBdata
33			VSS	GND
34			VDD	Source
35			PC0	GPIO
			OPA2_INN2	OPAinput
			GPT1_CH1	General timer external channel
36			PC1	GPIO
			OPA2_INP2	OPAinput
			GPT1_CH2	General timer external channel
37		17	PC2	GPIO
			XTHIN	High-frequency crystal input
			UART1_RX	UART receive
			LPUART1_RX	Low-power UARTreceive
38		18	PC3	GPIO
			XTHOUT	High-frequency crystal output
			UART1_TX	UART transmit
			LPUART1_TX	Low-power UART transmit
39		19	PC4	GPIO
			SEG13	LCD SEG
			OPA1_OUT	OPA output
			UART5_RX	UART receive
40		20	PC5	GPIO

Pin Number			Pin Function	Descriptions
LQFP64	LQFP48	QFN32		
41			SEG14	LCD SEG
			OPA2_OUT	OPA output
			UART5_TX	UARTtransmit
			PC6	GPIO
			WKUP4	External wakeup
			SEG15	LCDSEG
42			GPT1_ETR	General timer external trigger input
			ADC_IN11	ADCinput channel
			PC7	GPIO
			SEG16	LCDSEG
43		21	SPI2_SSN	SPI chip select
			ADC_IN8	ADC input channel
			PC8	GPIO
			SEG17	LCDSEG
44		22	SPI2_SCK	SPIclock
			ADC_IN9	ADC input channel
			PC9	GPIO
			SEG18	LCDSEG
45		23	SPI2_MISO	SPIdata
			ADC_IN0	ADC input channel
			PC10	GPIO
			WKUP5	External wakeup
			SEG19	LCDSEG
46			SPI2_MOSI	SPIdata
			ADC_IN1	ADC input channel
			PC11	GPIO
			SEG20	LCDSEG
47			U7816CLK	7816Interface clock
			GPT0_CH3	General timer external channel
			PC12	GPIO
			SEG21	LCDSEG
48		24	U7816IO	7816Interface data
			GPT0_CH4	General timer external channel
			PD9	GPIO
			XT32KO	32768HzCrysatl output
49		25	PD10	GPIO
			XT32KI	32768HzCrysatl output
50		26	VDD15	LDOoutput , external voltage stabilizing capacitor to the ground
51		27	VSS	GND
52		28	VDD	Source
53			VSSA	Analog GND
54			VDDA	Analog source
55		29	PD11	GPIO
			WKUP6	External wakeup
			FOUT0	Clock frequency output

Pin Number			Pin Function	Descriptions
LQFP64	LQFP48	QFN32		
			ATIM_BRK1	Advanced timer brake input
			ADC_IN2	ADCinput channel
56		30	PD0	GPIO
			SEG22	LCDSEG
			UART5_RX	UART receive
			ADC_IN3	ADCinput channel
57		31	PD1	GPIO
			SEG23	LCDSEG
			UART5_TX	UARTtransmit
			ADC_IN4	ADCinput channel
58			PD2	GPIO
			SEG24	LCDSEG
			SPI1_SSN	SPIchip select
			ADC_IN5	ADCinput channel
59			PD3	GPIO
			SEG25	LCDSEG
			SPI1_SCK	SPIclock
60			PD4	GPIO
			SEG26	LCDSEG
			SPI1_MISO	SPIdata
			COMP1_INP1	Comparator input
61			PD5	GPIO
			SEG27	LCDSEG
			SPI1_MOSI	SPIdata
			COMP1_INP2	Comparator input
62			PD6	GPIO
			WKUP7	External wakeup
			ANATST	Analog test channel
			ATIM_BRK2	Advanced timer brake input
63		32	PD7	GPIO
			SWCLK	SWDInterface clock
64		1	PD8	GPIO
			SWIO	SWDInterface data

Table 2-1 FM33LC0xxU pin descriptions

2.1.9 Pin Descriptions (FM33LC0xxN)

Pin Number				Pin Function	Descriptions
LQFP64	LQFP48	QFN32	TSSOP20		
1	47	2	18	NRST	Global reset
2	48	3	19	PA13	GPIO
				UART0_RX	UART receive
				LPUART0_RX	Low-power UART receive
				ADC_IN6	ADC input channel
3	1	4	20	PA14	GPIO
				UART0_TX	UART transmit
				LPUART0_TX	Low-power UART transmit
				ADC_IN7	ADC input channel
4	2	5	1	PA15	GPIO
				WKUP0	External wakeup
				SVS	External source detection
				ADC_IN10	ADC input channel
5	3			PA0	GPIO
				COM0	LCD COM
				UART4_RX	UART receive
6	4			PA1	GPIO
				COM1	LCD COM
				UART4_TX	UART transmit
7	5			PA2	GPIO
				COM2	LCD COM
				UART0_RX	UART receive
				LPUART0_RX	Low-power UART receive
8	6			PA3	GPIO
				COM3	LCD COM
				UART0_TX	UART transmit
				LPUART0_TX	Low-power UART transmit
9	7			PA4	GPIO
				COM4/SEG28	LCD COM/SEG
				GPT1_CH3	General timer external channel
				COMP2_INN1	Comparator input
10	8			PA5	GPIO
				COM5/SEG29	LCD COM/SEG
				GPT1_CH4	General timer external channel
				COMP2_INN2	Comparator input
11	9			PA6	GPIO
				COM6/SEG30	LCD COM/SEG
				OPA1_INN2	OPA input channel
12	10			PA7	GPIO
				COM7/SEG31	LCD COM/SEG
				OPA1_INP2	OPA input channel
13	11	6		PA8	GPIO

Pin Number				Pin Function	Descriptions
LQFP64	LQFP48	QFN32	TSSOP20		
14	12	7		SEG0	LCDSEG
				LPT32_CH1	Low-power timer external channel
				COMP2_INP1	Comparator input
15	13	8		PA9	GPIO
				SEG1	LCDSEG
				LPT32_CH2	Low-power timer external channel
				COMP2_INP2	Comparator input
				PA10	GPIO
16				WKUP1	External wakeup
				SEG2	LCDSEG
				LPT32_ETR	Low-power timer external trigger input
				COMP1_INN1	Comparator input
17				PA11	GPIO
				SCL	I2Cclock
18				PA12	GPIO
				SDA	I2Cdata
19				PB0	GPIO
				ADC_EXSYNC	ADCexternal on
20	14	9		PB1	GPIO
				ADC_EXSAMP	ADC external sampling control
21	15	10		PB2	GPIO
				WKUP2	External wakeup
				UART4_RX	UART receive
				ATIM_CH1N	Advanced timer external channel
22	16		2	PB3	GPIO
				UART4_TX	UART transmit
				ATIM_CH2N	Advanced timer external channel
23	17			PB4	GPIO
				SEG3	LCDSEG
				ATIM_CH1	Advanced timer external channel
24				PB5	GPIO
				SEG4	LCDSEG
				ATIM_CH2	Advanced timer external channel
25				PB6	GPIO
				SEG5	LCDSEG
				ATIM_CH3	Advanced timer external channel
26	18	11	3	PB7	GPIO
				SEG6	LCDSEG
				ATIM_CH4	Advanced timer external channel
27		12	4	PB8	GPIO
				SEG7	LCDSEG
				SPI1_SSN	SPI chip select
				ATIM_CH3N	Advanced timer external channel
				PB9	GPIO
				SEG8	LCDSEG

Pin Number				Pin Function	Descriptions
LQFP64	LQFP48	QFN32	TSSOP20		
				ANATST	Analog test channel
				SPI1_SCK	SPIclock
				GPT0_ETR	General timer external trigger input
28	20	13	5	PB10	GPIO
				SEG9	LCDSEG
				OPA1_INN1	OPA input
				SPI1_MISO	SPI data
				GPT0_CH1	General timer external channel
29	21	14	6	PB11	GPIO
				SEG10	LCDSEG
				OPA1_INP1	OPA input
				SPI1_MOSI	SPI data
				GPT0_CH2	General timer external channel
30	22		7	PB12	GPIO
				WKUP3	External wakeup
				FOUT1	Clock frequency output
				ATIM_ETR	Advanced timer external trigger input
31	23	15		PB13	GPIO
				SEG11	LCDSEG
				OPA2_INN1	OPA input
				UART1_RX	UART receive
				LPUART1_RX	LPUART receive
32	24	16		PB14	GPIO
				SEG12	LCDSEG
				OPA2_INP1	OPA input
				UART1_TX	UART transmit
				LPUART1_TX	LPUART transmit
33				VSS	GND
34				VDD	Source
35	25			PC0	GPIO
				OPA2_INN2	OPA input
				GPT1_CH1	General timer external channel
36	26			PC1	GPIO
				OPA2_INP2	OPA input
				GPT1_CH2	General timer external channel
37	27	17		PC2	GPIO
				XTHIN	High-frequency crystal input
				UART1_RX	UART receive
				LPUART1_RX	Low-power UARTReceive
38	28	18		PC3	GPIO
				XTHOUT	High-frequency crystal output
				UART1_TX	UART transmit
				LPUART1_TX	Low-power UART transmit
39	29	19		PC4	GPIO
				SEG13	LCDSEG

Pin Number				Pin Function	Descriptions
LQFP64	LQFP48	QFN32	TSSOP20		
40	30	20	8	OPA1_OUT	OPA output
				UART5_RX	UART receive
				PC5	GPIO
				SEG14	LCDSEG
				OPA2_OUT	OPA output
				UART5_TX	UART transmit
41	31		8	PC6	GPIO
				WKUP4	External wakeup
				SEG15	LCDSEG
				GPT1_ETR	General timer external trigger input
				ADC_IN11	ADC input channel
42	32		8	PC7	GPIO
				SEG16	LCDSEG
				SPI2_SSN	SPI chip select
				ADC_IN8	ADC input channel
43	33	21	8	PC8	GPIO
				SEG17	LCDSEG
				SPI2_SCK	SPI clock
				ADC_IN9	ADC input channel
44	34	22	8	PC9	GPIO
				SEG18	LCDSEG
				SPI2_MISO	SPI data
				ADC_IN0	ADC input channel
45	35	23	8	PC10	GPIO
				WKUP5	External wakeup
				SEG19	LCDSEG
				SPI2_MOSI	SPI data
				ADC_IN1	ADC input channel
46			8	PC11	GPIO
				SEG20	LCDSEG
				U7816CLK	7816 interface clock
				GPT0_CH3	General timer external channel
47			8	PC12	GPIO
				SEG21	LCDSEG
				U7816IO	7816 interface data
				GPT0_CH4	General timer external channel
48	36	24	11	PD9	GPIO
				XT32KO	32768Hz crystal output
49	37	25	10	PD10	GPIO
				XT32KI	32768Hz crystal input
50	38	26	9	VDD15	LDO output, external 100nF capacitance to the ground
51	39	27	12	VSS	GND
52	40	28	13	VDD	Source
53				VSSA	Analog GND
54				VDDA	Analog source

Pin Number				Pin Function	Descriptions
LQFP64	LQFP48	QFN32	TSSOP20		
55	41	29		PD11	GPIO
				WKUP6	External wakeup
				FOUT0	Clock frequency output
				ATIM_BRK1	Advanced timer brake input
				ADC_IN2	ADC input channel
56	42	30	14	PD0	GPIO
				SEG22	LCD SEG
				UART5_RX	UART receive
				ADC_IN3	ADC input channel
57	43	31	15	PD1	GPIO
				SEG23	LCD SEG
				UART5_TX	UART transmit
				ADC_IN4	ADC input channel
58				PD2	GPIO
				SEG24	LCD SEG
				SPI1_SSN	SPI chip select
				ADC_IN5	ADC input channel
59				PD3	GPIO
				SEG25	LCD SEG
				SPI1_SCK	SPI clock
60				PD4	GPIO
				SEG26	LCD SEG
				SPI1_MISO	SPI data
				COMP1_INP1	Comparator input
61				PD5	GPIO
				SEG27	LCD SEG
				SPI1_MOSI	SPI data
				COMP1_INP2	Comparator input
62	44		16	PD6	GPIO
				WKUP7	External wakeup
				ANATST	Analog test channel
				ATIM_BRK2	Advanced timer brake input
63	45	32	17	PD7	GPIO
				SWCLK	SWD interface clock
64	46	1		PD8	GPIO
				SWIO	SWD interface data

Table 2-2 FM33LC0xxN pin descriptions

2.1.10 Pin descriptions (FM33LC0x4NR)

Pin Number	Pin Function	Descriptions
LQFP44		
4	PA13	GPIO
	UART0_RX	UART receive
	LPUART0_RX	Low-power UART receive
	ADC_IN6	ADC input channel
5	PA14	GPIO
	UART0_TX	UART transmit
	LPUART0_TX	Low-power UART transmit
	ADC_IN7	ADC input channel
6	PA15	GPIO
	WKUP0	External wakeup
	SVS	External source detection
	ADC_IN10	ADC input channel
12	PA0	GPIO
	COM0	LCD/COM
	UART4_RX	UART receive
13	PA1	GPIO
	COM1	LCD/COM
	UART4_TX	UART transmit
14	PA2	GPIO
	COM2	LCD/COM
	UART0_RX	UART receive
	LPUART0_RX	Low-power UART receive
15	PA3	GPIO
	COM3	LCD/COM
	UART0_TX	UART transmit
	LPUART0_TX	Low-power UART transmit
16	PA4	GPIO
	COM4/SEG28	LCD/COM/SEG
	GPT1_CH3	General timer external channel
	COMP2_INN1	Comparator input
17	PA5	GPIO
	COM5/SEG29	LCD/COM/SEG
	GPT1_CH4	General timer external channel
	COMP2_INN2	Comparator input
18	PA6	GPIO
	COM6/SEG30	LCD/COM/SEG
	OPA1_INN2	OPA input channel
19	PA7	GPIO
	COM7/SEG31	LCD/COM/SEG
	OPA1_INP2	OPA input channel
20	PA8	GPIO
	SEG0	LCD/SEG
	LPT32_CH1	Low-power timer external channel
	COMP2_INP1	Comparator input

Pin Number	Pin Function	Descriptions
LQFP44		
21	PA9	GPIO
	SEG1	LCDSEG
	LPT32_CH2	Low-power timer external channel
	COMP2_INP2	Comparator input
22	PA10	GPIO
	WKUP1	External wakeup
	SEG2	LCDSEG
	LPT32_ETR	Low-power timer external trigger input
	COMP1_INN1	Comparator input
	SDA	I2C data
23	PB0	GPIO
	ADC_EXSYNC	ADC external on
26	PB1	GPIO
	ADC_EXSAMP	ADC external sampling control
27	PB2	GPIO
	WKUP2	External wakeup
	UART4_RX	UART receive
	ATIM_CH1N	Advanced timer external channel
28	PB3	GPIO
	UART4_TX	UART transmit
	ATIM_CH2N	Advanced timer external channel
24	PB4	GPIO
	SEG3	LCDSEG
	ATIM_CH1	Advanced timer external channel
25	PB5	GPIO
	SEG4	LCDSEG
	ATIM_CH2	Advanced timer external channel
31	PB7	GPIO
	SEG6	LCDSEG
	ATIM_CH4	Advanced timer external channel
32	PB8	GPIO
	SEG7	LCDSEG
	SPI1_SS_N	SPI chip select
	ATIM_CH3N	Advanced timer external channel
33	PB9	GPIO
	SEG8	LCDSEG
	ANATST	Analog test channel
	SPI1_SCK	SPI clock
	GPT0_ETR	General timer external trigger input
34	PB10	GPIO
	SEG9	LCDSEG
	OPA1_INN1	OPA input
	SPI1_MISO	SPI data
	GPT0_CH1	General timer external channel
29	PB13	GPIO
	SEG11	LCDSEG

Pin Number	Pin Function	Descriptions
LQFP44		
	OPA2_INN1	OPA input
	UART1_RX	UART receive
	LPUART1_RX	LPUART receive
30	PB14	GPIO
	SEG12	LCDSEG
	OPA2_INP1	OPA input
	UART1_TX	UART transmit
	LPUART1_TX	LPUART transmit
1	PC1	GPIO
	OPA2_INP2	OPA input
	GPT1_CH2	General timer external channel
7	PC2	GPIO
	XTHIN	High-frequency crystal input
	UART1_RX	UART receive
	LPUART1_RX	Low-power UART receive
8	PC3	GPIO
	XTHOUT	High-frequency crystal output
	UART1_TX	UART transmit
	LPUART1_TX	Low-power UART transmit
35	PC4	GPIO
	SEG13	LCDSEG
	OPA1_OUT	OPA output
	UART5_RX	UART receive
36	PC5	GPIO
	SEG14	LCDSEG
	OPA2_OUT	OPA output
	UART5_TX	UART transmit
37	PC6	GPIO
	WKUP4	External wakeup
	SEG15	LCDSEG
	GPT1_ETR	General timer external trigger input
	ADC_IN11	ADC input channel
38	PC7	GPIO
	SEG16	LCDSEG
	SPI2_SS_N	SPI chip select
	ADC_IN8	ADC input channel
39	PC8	GPIO
	SEG17	LCDSEG
	SPI2_SCK	SPI clock
	ADC_IN9	ADC input channel
40	PC9	GPIO
	SEG18	LCDSEG
	SPI2_MISO	SPI data
	ADC_IN0	ADC input channel
41	PC10	GPIO
	WKUP5	External wakeup

Pin Number	Pin Function	Descriptions
LQFP44		
	SEG19	LCDSEG
	SPI2_MOSI	SPI data
	ADC_IN1	ADC input channel
9	VDD15	LDO output, external 100nF capacitance to the ground
10	VSS	GND
11	VDD	Source
42	PD0	GPIO
	SEG22	LCDSEG
	UART5_RX	UART receive
	ADC_IN3	ADC input channel
43	PD1	GPIO
	SEG23	LCDSEG
	UART5_TX	UART transmit
	ADC_IN4	ADC input channel
44	PD2	GPIO
	SEG24	LCDSEG
	SPI1_SS_N	SPI chip select
	ADC_IN5	ADC input channel
2	PD7	GPIO
	SWCLK	SWD interface clock
3	PD8	GPIO
	SWIO	SWD interface data

Table 2-3 FM33LC0x4NR pin descriptions

2.1.11 Package information

2.1.11.1 LQFP64





Figure 2-8 LQFP64 package information

Symbol	MIN	NOM	MAX
A	—	—	1.60
A1	0.05	—	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	—	0.27
b1	0.17	0.20	0.23
c	0.13	—	0.18

Symbol	MIN	NOM	MAX
c1	0.12	0.127	0.134
D	11.80	12.00	12.20
D1	9.90	10.00	10.10
E	11.80	12.00	12.20
E1	9.90	10.00	10.10
e		0.50BSC	
L	0.45	0.60	0.75
L1		1.00REF	
L2		0.25BSC	
R1	0.08	-	-
R2	0.08	-	0.20
S	0.20	-	-
θ	0°	3.5°	7°
θ_1	0°	-	-
θ_2	11°	12°	13°
θ_3	11°	12°	13°

Note:

All dimentions refer to JEDEC standard MO-220WMMD-4.

2.1.11.2 LQFP48




Figure 2-9 LQFP48 package information

Symbol	MIN	NOM	MAX
A	—	—	1.60
A1	0.05	—	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	—	0.27
b1	0.17	0.20	0.23
c	0.13	—	0.18
c1	0.12	0.127	0.134
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
e	0.50BSC		
L	0.45	0.60	0.75
L1	1.00REF		
L2	0.25BSC		
R1	0.08	—	—
R2	0.08	—	0.20
S	0.20	—	—
θ	0°	3.5°	7°
θ1	0°	—	—
θ2	11°	12°	13°
θ3	11°	12°	13°

Note:

All dimensions refer to JEDEC standard MS-026BDD.

2.1.11.3 LQFP44




Figure 2-10 LQFP44 package information

SYMBOL	MIN	NOM	MAX
A	—	—	1.60
A1	0.05	—	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.33	—	0.42
b1	0.32	0.35	0.38
c	0.13	—	0.18
c1	0.117	0.127	0.137
D	11.95	12.00	12.05
D1	9.90	10.00	10.10
E	11.95	12.00	12.05
E1	9.90	10.00	10.10
e	0.70	0.80	0.90
H	11.09	11.13	11.17
L	0.53	—	0.70
L1	1.00REF		
R1	0.15REF		
R2	0.13REF		
Θ	0°	3.5°	7°
Θ1	11°	12°	13°
Θ2	11°	12°	13°

NOTES:

- ALL DIMENSIONS REFER TO JEDEC STANDARD MS026 BCB
DO NOT INCLUDE MOLD FLASH,GATE BURR OR PROTRUSION.

2.1.11.4 QFN32




Figure 2-11 QFN32 package information

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.203 REF.		0.008 REF.	
b	0.180	0.300	0.007	0.012
b1	0.130	0.230	0.005	0.009
D	4.900	5.100	0.193	0.201
D1	3.000	3.200	0.118	0.126
E	4.900	5.100	0.193	0.201
E1	3.000	3.200	0.118	0.126
e	0.500 BSC.		0.020 BSC.	
k	0.550 REF.		0.022 REF.	
L	0.324	0.476	0.013	0.019

Note:

All dimensions refer to JEDEC standard MO-220WMMD-4.

2.1.11.5 TSSOP20




Figure 2-12 TSSOP20 package information

SYMBOL	MIN	NOM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.90	1.00	1.05
A3	0.34	0.44	0.54
b	0.20	—	0.28
b1	0.20	0.22	0.24
c	0.10	—	0.19
c1	0.10	0.13	0.15
D	6.40	6.50	6.60
E	6.20	6.40	6.60
E1	4.30	4.40	4.50
e	0.65BSC		
L	0.45	0.60	0.75
L1	1.00REF		
L2	0.25BSC		
R	0.09	—	—
R1	0.09	—	—
S	0.20	—	—
θ_1	0°	—	8°
θ_2	10°	12°	14°
θ_3	10°	12°	14°

2.2 Welding installation

Fudan microelectronics chips are packaged in lead-free process. The reflow welding process parameters are recommended to be set in accordance with JEDEC standards.

According to JEDEC standard J-STD-020, the recommended peak temperature setting for lead-free process reflow welding is shown in the following table. The user can select the appropriate peak reflow welding temperature in the table below according to the specifications of the different thickness and volume of the chip.

Package thickness	Package volume mm ³ <350	Package volume mm ³ 350 - 2000	Package volume mm ³ >2000
<1.6mm	260°C	260°C	260°C
1.6~2.5 mm	260°C	250°C	245°C
>2.5mm	250°C	245°C	245°C

The following table shows the peak reflow temperatures for various packages:

Package type	Package thickness mm	Package volume mm ³	Reflow welding peak temperature
LQFP100	1.4	274.4	260°C
LQFP80	1.4	201.6	260°C
LQFP64	1.4	140	260°C
LQFP48	1.4	68.6	260°C
TSSOP16	1.0	22.5	260°C

Please refer to JEDEC standard J-STD-020 for setting the temperature curve of lead-free reflow welding.

Profile Feature	Pb-Free Assembly
Preheat/Soak	
Temperature Min (T_{smin})	150 °C
Temperature Max (T_{smax})	200 °C
Time (t_s) from (T_{smin} to T_{smax})	60-120 seconds
Ramp-up rate (T_L to T_p)	3 °C/second max.
Liquidous temperature (T_L)	217 °C
Time (t_L) maintained above T_L	60-150 seconds
Peak package body temperature (T_p)	For users T_p must not exceed the Classification temp in Table 4-2. For suppliers T_p must equal or exceed the Classification temp in Table 4-2.
Time (t_p)* within 5 °C of the specified classification temperature (T_c), see Figure 5-1.	30* seconds
Ramp-down rate (T_p to T_L)	6 °C/second max.
Time 25 °C to peak temperature	8 minutes max.




Figure 2-13 JEDEC Standard heat resistance reflow temperature curve

Note:

- Before the chip is welded on the upper board, please observe whether the humidity card changes color to confirm whether the humidity sensitive packaging is intact. Unless otherwise specified, the chip package is MSL3 level, please complete the welding operation within one week after the package is opened and restructured in a non-dry environment
- Unless otherwise specified, do not reflow more than 3 times

2.3 Heat resistance characteristics

The chip junction temperature (T_J) can be calculated by the following formula.

$$T_J = T_A + P_D \times \Theta_{JA}$$

Among them:

- T_A is the working environment temperature, the unit is $^{\circ}\text{C}$
- Θ_{JA} is the package thermal resistor coefficient, the unit is $^{\circ}\text{C/W}$
- P_D is the chip power, including core power and IO power, the unit is W; the IO power can be calculated by the following formula:

$$P_{IO} = \sum(V_{OL} \times I_{OL}) + \sum((V_{DDIO} - V_{OH}) \times I_{OH})$$

The thermal resistor coefficient of different package types can be referred to the following table:

Package type	Package dimension	Reference thermal resistor Θ_{JA} ($^{\circ}\text{C/W}$)
LQFP80	12x12x1.4mm	50
LQFP100	14x14x1.4mm	45
LQFP64	10x10x1.4mm	48
LQFP48	7x7x1.4mm	55
QFN32	5x5x0.75mm	35

Example:

- Assumed average working environment temperature $T_A=55^{\circ}\text{C}$
- Chip core current $IDD=5\text{mA}$, $VDD=3.6\text{V}$
- 10 IO low voltage output, IO sink 5mA, $VOL=0.3\text{V}$
- 10 IO high voltage output, IO source 5mA, $VOH=2.9\text{V}$

Chip power can be calculated as:

$$P_D = P_{INT} + P_{IO} = 5\text{mA} \times 3.6\text{V} + 10 \times 5\text{mA} \times 0.3\text{V} + 10 \times (3.6\text{V} - 2.9\text{V}) \times 5\text{mA} = 68\text{mW}$$

For LQFP64, $\Theta_{JA} = 48^{\circ}\text{C/W}$, the junction temperature can be calculated as:

$$T_J = T_A + P_D \times \Theta_{JA} = 55^{\circ}\text{C} + 0.068\text{W} \times 48^{\circ}\text{C/W} = 58.264^{\circ}\text{C}$$

3 Electrical characteristics

3.1 Parameter conditions

The typical values listed in the section of electrical characteritis are the central values of the distribution of a large number of sample data, and the min/max value at room temperature is guaranteed by the chip mass production test. Electrical parameters at high and low temperatures are based on characterization. The min/max data represent the mean value plus or minus three times the standard deviation (mean +/- 3 σ).

3.2 Power supply scheme

The power supply scheme as shown in the figure below is adopted for chip test.




Figure 3-1 FM33LC0x6U power supply scheme




Figure 3-2 FM33LC0x6N power supply scheme

3.3 Absolute maximum ratings

When the voltage and current applied to the chip exceed the absolute maximum rating defined in the limit parameter table, the chip may be permanently damaged. Exceeding the absolute maximum ratings for a short time may affect the reliability and operating life of the device.

Symbol	Parameter		min	max	unit
$V_{DD}-V_{SS}$	Supply voltage (VDD、VDDA)		-0.3	6.5	V
V_{PIN}	Pin voltage		P	6.5	V
$ \Delta V_{DD} $	Voltage difference ⁽¹⁾ between VDD and VDDA		-	50	mV
$ \Delta V_{SS} $	Voltage difference between all ground pins		-	50	mV
T_A	Working temperature		-40	85	°C
T_{STG}	Storage temperature		-55	150	°C
HBM	ESD HBM mode TA=25°C The test standard conforms to JEDEC JS-001	Pins except PA11, PA12, PB12	-	+/-8000	V
		PA11, PA12, PB12	-	+/-5000	
CDM	ESD CDM mode TA=25°C The test standard conforms to JEDEC JS-002		-	+/-1000	V
LU	IO Latchup $-(0.5VDD) < VI < (1.5VDD)$ TA=25°C The test standard conforms to JESD78E	$I_{trigger}$	-	+/-125	mA
		V_{supply}	-	8.25	V
$\sum I_{VDD}$	Total current flows into VDD(Source)		-	90	mA
$\sum I_{VSS}$	Total current flows out of VSS(Sink)		-	70	mA
$\sum I_{IO}$	Total current of all IO sinks		-	70	mA
	Total current of all IO sources		-	90	mA

Table 3-1 FM33LC0XX absolute maximum ratings

Note:

1. It is recommended to use the same voltage source to power VDD and VDDA.

3.4 Operating conditions

3.4.1 General operating conditions

Symbol	Parameter	Conditions	min	max	unit
f_{HCLK}	AHBclock frequency	-	0	64	Mhz
f_{PCLK}	APBclock frequency	-	0	64	
VDD	General operating voltage ^[1] (Use USBfunction)	BORon	1.8	3.6	V
		BOR off	1.35	3.6	
	General operating voltage ^[1] (Do not use USBfunction)	BOR on	1.8	5.5	V
		BORoff	1.35	5.5	
VDDA	Analog circuit operating voltage (Use USBfunction)	VDDA=VDD	1.8	3.6	V
	Analog circuit operating voltage (Do not use USB function)	VDDA=VDD	1.8	5.5	V
T _J	Junction temperature	T _A =-40~+85 C	-40	105	° C

Table 3-2 FM33LC0XX general operating conditions

Note:

- [1] When powering on at low temperature (-40C), the power on reset voltage threshold will increase. In order to ensure a reliable reset, the power supply must rise above 2.0V to start working. Once the power on process is completed, the minimum chip operating voltage is determined by the power off threshold of BOR or PDR.
- [2] The USB limit chip must work at no more than 3.6V power. If USB is not used, the power range can be up to 5.5V.

3.4.2 Current consumption characteristics

The current consumptions are factory-tested at ambient temperature, and the high and low temperature current parameters are based on characterization.

When power consumption parameters are measured, the MCU is configured as follows:

- All functional pins are configured in GPIO mode, and the input and output enable is turned off to avoid floating leakage
- All peripherals are turned off and the operating clocks are stopped except as otherwise stated
- The maximum current consumption data at room temperature represents the test upper limit standard
- Typical current consumption data at room temperature represent the mean values of a large number of sample distributions
- Unless otherwise specified, all current consumption are tested under VDD=VDDA=3.3V

3.4.2.1 Active mode




Symbol	Parameter	Test conditions		Value			Unit
				Min	Typ	Max	
IDD _{RUN}	Current consumption in active mode	$f_{AHB}=16\text{MHz}$ (RCHF) PLL off Flash 0 wait	TA=25°C	-	2.5	-	mA
			TA=85°C	-	2.5	-	
		$f_{AHB}=24\text{MHz}$ (RCHF) PLL off Flash 0 wait	TA=25°C	-	3.6	-	mA
			TA=85°C	-	3.5	-	
		$f_{AHB}=48\text{MHz}$ PLL on Flash 1 wait	TA=25°C	-	5.7	-	mA
			TA=85°C	-	5.65	-	
	CPU fetches from Flash	$f_{AHB}=64\text{MHz}$ PLL on Flash 2 wait	TA=25°C	-	6	-	mA
			TA=85°C	-	5.95	-	
	Dhrystone	$f_{AHB}=4\text{MHz}$ (RCMF) PLL off Flash 0 wait	TA=25°C	-	0.6	-	mA
			TA=85°C	-	0.6	-	


Table 3-3 ACTIVE current characteristics

Note:

The parameters in the above table are based on characterization and are not included in the mass production test.

Typical current-temperature curves for design reference only.

RCHF8M Dhystone (mA)**RCHF16M Dhystone (mA)****RCHF24M Dhystone (mA)**




3.4.2.2 LP Active mode

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
IDD _{RUN}	Current consumption in LP Active, CPU fetches from FlashDhrystone	$f_{AHB}=4\text{MHz}$ (RCMF) PLL, RCHF off Flash 0 wait	TA=25°C	-	0.5	-
			TA=85°C	-	0.5	-

Table 3-4 LP ACTIVE current characteristics

Typical current-temperature curves for design reference only.



3.4.2.3 LP RUN mode

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
IDD _{LPRUN}	Current consumption in LP RUN, CPU fetches from FlashCoremark	$f_{AHB}=32768\text{Hz}$ (XTLF) PLL, RCHF, RCMF off Flash 0 wait	TA=25°C	28		uA
			TA=85°C	30		

Table 3-5 LP RUN current characteristics

3.4.2.4 SLEEP mode


Symbol	Parameter	Test conditions	Value			Unit	
			Min	Typ	Max		
I_{sleep1}	Sleepmode current	BOR、SVD disable RTCrunning w/ XTLF CPU,RAM,peripheral retained LCD display enabled, no load	TA=25°C	-	5.1	10	uA
			TA=85°C ^[1]	-	10	-	uA

Table 3-6 SLEEP current characteristics

Note:

The parameters in the above table are based on characterization and are not included in the mass production test

Typical current-temperature curves for design reference only.



3.4.2.5 DEEPSLEEP mode


Symbol	Parameter	Test conditions	Value			Unit	
			Min	Typ	Max		
$I_{dpsleep}$	DeepSleep mode current	BOR、SVDdisabled RTCrunning w/XTLFXTLFcurrent 200nA CPU,RAM,peripheral retained LCD display disabled	TA=25°C	-	1	2	uA
			TA=85°C ^[1]	-	5	-	uA

Table 3-7 DEEPSLEEP current characteristics

Note:

The parameters in the above table are based on characterization and are not included in the mass production test

Typical current-temperature curves for design reference only.





3.4.3 Reset and supply detection


Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
t_{VDD}	VDD rising slope		2		∞	us/V
	VDD falling slope	PDR	200		∞	us/V
		BOR	600		∞	us/V
T_{reset_delay}	Power on reset time delay			0.5		ms
T_{pdr_filter}	Power down reset filtering time			4		us
V_{POR}	Power on reset voltage		-	1.8	2.0	V
V_{BOR}	Power down reset voltage	BORCFG==2'b01	1.58	1.61	1.65	V
V_{PDR}	Power down reset voltage in low-power mode	PDRCFG==2'b11	1.34 ($T_A=85$ C)	1.52	1.72 ($T_A=-4$ 0C)	V
I_{BOR}	BOR current consumption			1.2		uA
I_{PDR}	PDR current consumption			55		nA
V_{SVD}	Voltage detection threshold level	SVD[3:0]=0000	Fall	1.800		V
			Rise	1.900		
		SVD[3:0]=0001	Fall	2.014		V
			Rise	2.114		
		SVD[3:0]=0010	Fall	2.229		V
			Rise	2.329		
		SVD[3:0]=0011	Fall	2.443		V
			Rise	2.543		
		SVD[3:0]=0100	Fall	2.657		V
			Rise	2.757		
		SVD[3:0]=0101	Fall	2.871		V
			Rise	2.971		
		SVD[3:0]=0110	Fall	3.086		V
			Rise	3.186		
		SVD[3:0]=0111	Fall	3.300		V
			Rise	3.400		
		SVD[3:0]=1000	Fall	3.514		V
			Rise	3.614		
		SVD[3:0]=1001	Fall	3.729		V
			Rise	3.829		
		SVD[3:0]=1010	Fall	3.943		V
			Rise	4.043		
		SVD[3:0]=1011	Fall	4.157		V
			Rise	4.257		
		SVD[3:0]=1100	Fall	4.371		V
			Rise	4.471		
		SVD[3:0]=1101	Fall	4.586		V
			Rise	4.686		
		SVD[3:0]=1110	Fall	4.800		V
			Rise	4.900		

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
		SVD[3:0]=1111	Fall	TBD	TBD	V
			Rise	TBD		

Table 3-8 Reset and supply detection

Typical power on reset voltage-temperature curves for design reference only.





3.4.4 High precision reference

A high precision voltage reference is built in the chip to provide high precision and high stability reference voltage for ADC and OPA.

When the chip leaves the factory, Fudan Microelectronics will use the on-chip ADC to sample the reference output under the specific power voltage and temperature, and save the conversion result in the NVR of the chip. The conversion value can be used as the reference in the user application.

Symbol	Parameter	Bus address
REF_CAL	ADCtoVREF output conversion Test conditions: $T_A = 30 \pm 1^\circ C$ $VDDA = 3V \pm 10mV$	0x1FFF_FB08 Low nibble stores ADCto VREF conversion , high nibble is the inverse code check of low nibble
REF_RAW	VREF output voltage Test conditions: $T_A = 30 \pm 1^\circ C$ $VDDA = 3V \pm 10mV$	0x1FFF_FB0C Low nibble stores VREF1p2 real voltage , high nibble is the inverse code check of low nibble $REF_RAW = VREF1p2 * 10000$

The main parameters of high precision reference are as follows:

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
V_{REF}	Reference output voltage ^[1]	$-40^\circ C \leq T_A \leq 85^\circ C$	1.19	1.202	1.213	V
T_{setup}	Internal reference start-up time	-	-	1	1.4	ms
V_{VREF_MEAS}	Factory measurement conversion VDDA voltage of VREF	-	2.99	3	3.01	V
T_{coeff}	Internal reference	$-40^\circ C \leq T_A \leq 85^\circ C$		25	85	ppm

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
	temperature coefficient	VDDA=3.3V				/°C
T _{S_VREF}	Sampling time of VREF measured by ADC	Pre enable VREF Buffer	10			us
T _{ADC_BUF}	Output fully build delay after VREF buffer enable ^[1]	VDDA=3.3V ADCsample value stabilized to1LSB			100	us
I _{REF}	Reference working current ^[2]	TA = 25°C VDDA=3.3V	PTAT_EN=0	1.8		uA
			PTAT_EN=1	2.6		

Table 3-9 High precision reference characteristic**Note:**

[1] The parameters in the above table are based on characterization and are not included in the mass production test

[2] Based on circuit simulation


3.4.5 Wake up time in low-power mode

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
T _{WKU1}	Sleep/DeepSleep wake up time ^[1]	Wake up the chip by WKUP PIN, PRIMASK=1 interrupts disabled After the CPU wakes up, the program toggles some IO output, measuring the time between the edges of the WKUP signal and the IO	-	5.5	-	us
T _{WKU2}	LPRUNmode wake up time		-	0	-	us

Table 3-10 Wake up time characteristics

[1] Based on characterization

Typical wake up event waveform, for design reference only



In the figure above, TOSC_START represents the RCHF start-up time after the wake event, and the typical value is less than 3us

TWKU1 is the time between the arrival of the wake-up event and the toggle of IO after the program runs, with a typical value of 6.8us.

If interrupts are not masked through PRIMASK, the wake event will cause the CPU enters the interrupt service routine. The process of the CPU entering the interrupt service routine introduces an additional delay time.

Note: RCHF 8Mhz is used as the system clock after wake-up for time assessment. If 16Mhz or 24Mhz frequency is selected after wake-up, the wake-up time will be shortened accordingly.

3.4.6 External clock source characteristics

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
f_{XTLF}	XTLF oscillation frequency	External 32768Hz crystal		32768		Hz
T_{start}	XTLF start-up time	External 32768Hz crystal $C_{load}=12\text{pF}$ XTLFIPW==3'b000		1	3	s

Table 3-11 Low-frequency crystal characteristics

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
F_{XTHF}	XTHF oscillation frequency	VDD=3.3V	4	-	24	MHz
R_{fb}	Feedback resistor	-	-	200	-	$\text{k}\Omega$
VDD_{rise}	XTHF minimum supply voltage (rising)	8MHz, XTHFCFG=000	2.0	-	-	V
		12MHz, XTHFCFG=000	2.1	-	-	
		24MHz, XTHFCFG=111	2.4	-	-	
		32MHz, XTHFCFG=111	2.85	-	-	
VDD_{fall}	XTHF minimum supply voltage (falling)	8MHz, XTHFCFG=000	1.6	-	-	V
		12MHz, XTHFCFG=000	1.85	-	-	
		24MHz, XTHFCFG=111	2.7	-	-	
		32MHz, XTHFCFG=111	2.65	-	-	
IDD	XTHF supply current	8MHz, XTHFCFG=000	-	145	-	uA
		24MHz, XTHFCFG=111	-	800	-	
		32MHz, XTHFCFG=111	-	1350	-	
T_{start1}	XTHF 8M start-up time	VDD=3.3V XTHFCFG=000	-	4.5	-	ms
		VDD=3.3V, XTHFCFG=111	-	0.8	-	ms
T_{start2}	XTHF 24M start-up time	VDD=3.3V, XTHFCFG=111	-	1.2	-	ms
C_L	Load capacitance	-	5	-	25	pF

Table 3-12 High-frequency crystal characteristics

3.4.7 Internal clock characteristics

Internal high-frequency RC oscillator


Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
$f_{RCHF}^{[1]}$	RCHF frequency	VDD=1.8~5.5V	FSEL==2'b00	7.92	8	8.08
			FSEL==2'b01	15.84	16	16.16
			FSEL==2'b10	23.76	24	24.24
			FSEL==2'b11	RFU		
ACC _{RCHF} ^[2]	Frequency accuracy over full temperature range	VDD=1.8~5.5V	FSEL==2'b00 T=-40~+85°C	-1	-	%
			FSEL==2'b01 T=-40~+85°C	-2	-	%
			FSEL==2'b10 T=-40~+85°C	-3	-	%



Table 3-13 Internal high-frequency RC oscillator characteristics

Note [1]: Guaranteed by the mass production test.

Note [2]: Based on characterization

Typical frequency-temperature curve of RCHF, for test reference only



RCHF 16Mhz Frequency-temperature**RCHF 24Mhz Frequency-temperature**

Note: By combining the temperature sensor to make a simple software adjustment in different temperature ranges. Under normal circumstances, RCHF 16Mhz can achieve the accuracy requirement of +/-1% in the full temperature range, and RCHF 24Khz can achieve the full temperature range +/- 1.5% accuracy requirement. For reference routines and usage methods, please consult Fudan Microelectronics.


Internal middle-frequency RC oscillator

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
f_{RCMF}	RCMF oscillation frequency	VDD=1.8~5.5V T=25°C	3.6	4	4.4	MHz
I_{DD_RCMF}	RCMF current consumption	VDD=1.8~5.5V TA=25°C		20		uA
t_{START}	RCMF start-up time				10	us
ACC _{RCMF} ^[2]	Frequency accuracy over full temperature range	VDD=1.8~5.5V TA=-40~+85°C	-3	-	3	%

Table 3-14 Internal middle-frequency RC oscillator characteristics

Note [2]: Based on characterization

Typical frequency-temperature curve of RCMF, for design reference only




Internal low-frequency RC oscillator

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
$F_{LPOS C}$	LPOS oscillation frequency	VDD=1.8~5.5V T=25°C		32		KHz
$I_{DD_LPOS C}$	LPOS current consumption	VDD=1.8~5.5V T=25°C		450		nA
t_{START}	LPOS start-up time			50	100	us
ACC _{RCMF} ^[2]	Frequency	VDD=1.8~5.5V	-6	-	4	%

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
	accuracy over full temperature range	TA=-40~+85°C				

Table 3-15 Internal low-frequency RCoscillator characteristics

Typical frequency-temperature curve of LPOSC, for design reference only



3.4.8 PLLCharacteristics

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
F _{PLL}	PLLoutput frequency	VDD=1.8~5.5V T=25°C	32		64	MHz
I _{DD_PLL}	PLLcurrent consumption	Input frequency 1Mhz, output frequency 32Mhz		330		uA
		Input frequency1Mhz, output frequency64Mhz		450		
t _{LOCK}	PLLlock time			65		us

Table 3-16 PLLcharacteristics

3.4.9 ADC Characteristics

3.4.9.1 Performance characteristics


Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
VDDA	Operating voltage		1.8		5.5	V
VREF+	Positive reference voltage		1.5		VDDA	V
VREF-	Negative reference voltage		0		0.5	V
T _J	Junction temperature		-40		125	°C
V _{A1N}	Input voltage range	Single-ended mode	VREF-		VREF+	V
C _s	Sampling hold capacitance			12.8		pF
F _{CLK}	ADCclock frequency				16	MHz
F _s	ADCsampling frequency	VDDA=2.5~5.5V			1	Msps
		VDDA=1.8~2.5V			0.5	
T _{SAMP}	Sampling hold time		4		384	F _{ADCCLK}
T _{CONV}	Conversion time			12		F _{ADCCLK}
I _{VDDA}	ADCenable consumption	VDDA=3.3V	F _s =1Ms ps		2	mA
			F _s =250 Ksps		1.8	
		VDDA=5V	F _s =1Ms ps		2.7	
			F _s =250 Ksps		2.4	
ADC Dynamic performance						
ENOB	Relationship between significant digits and input signal frequency VDDA=3.3V VREF+=VDDA F _s =1Msps T _A =25°C	Single-ended mode F _{A1N} =29KHz		10.9		bits
		Single-ended mode F _{A1N} =199KHz		9		bits
		VDDA=5.0V F _s =1Msps		11.1		bits
		VDDA=3.3V F _s =1Msps		10.9		bits
		VDDA=2.7V F _s =1Msps		10.7		bits
	Relationship between significant digits and voltage VREF+=VDDA F _{A1N} =29KHz T _A =25°C	VDDA=2.5V F _s =1Msps		10.5		bits
		VDDA=1.8V F _s =0.5Msps		10.8		bits
		VDDA=1.8V F _s =1Msps		10.5		bits

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
	$F_{AIN}=3\text{KHz}$ $T_A=25^\circ\text{C}$ 256times hardware oversampling average $VDDA=3.3\text{V}$ $VREF+=VDDA$ $FS=1\text{Msps}$ $TA=25^\circ\text{C}$	Single-ended mode $F_{AIN}=29\text{KHz}$		12.6		
SNDR	Signal to noise distortion ratio	$VDDA=3.3\text{V}$ $VREF+=VDDA$ $FS=1\text{Msps}$ $F_{AIN}=29\text{KHz}$ $TA=25^\circ\text{C}$		66.5		dB
		256times hardware oversampling $VDDA=3.3\text{V}$ $VREF+=VDDA$ $FS=1\text{Msps}$ $F_{AIN}=29\text{KHz}$ $TA=25^\circ\text{C}$		77		
SFDR	Spurious free dynamic range	$VDDA=3.3\text{V}$ $VREF+=VDDA$ $FS=1\text{Msps}$ $F_{AIN}=29\text{KHz}$ $TA=25^\circ\text{C}$		73		dB
		256times hardware oversampling $VDDA=3.3\text{V}$ $VREF+=VDDA$ $FS=1\text{Msps}$ $F_{AIN}=29\text{KHz}$ $TA=25^\circ\text{C}$		85.3		
ADC Dynamic performance						
ED	Differential nonlinearity	$VDDA=3.3\text{V}$ $VREF+=VDDA$ $F_S=1\text{Msps}$ $T_A=25^\circ\text{C}$	-1	-	2	LSB
		$VDDA=1.8\text{V}$ $VREF+=VDDA$ $F_S=0.5\text{Msps}$ $T_A=25^\circ\text{C}$	-1	-	3	
EI	Integral nonlinearity	$VDDA=3.3\text{V}$ $VREF+=VDDA$ $F_S=1\text{Msps}$ $T_A=25^\circ\text{C}$	-2	-	2	LSB
		$VDDA=1.8\text{V}$ $VREF+=VDDA$ $F_S=0.5\text{Msps}$ $T_A=25^\circ\text{C}$	-3	-	3	
EO	Misalignment error	$VDDA=3.3\text{V}$ $VREF+=VDDA$	-5	-	5	LSB

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
EG	Gain error	$F_S=1\text{Msps}$ $T_A=25^\circ\text{C}$	-	4	10	LSB

Table 3-17 ADC characteristics

ADC Static performance index diagram:



ED = Differential linearity error: maximum deviation between actual steps and the ideal one.

EI = Integral linearity error: maximum deviation between any actual transition and the best fit correlation line.

EO = Offset error: deviation from actual best fit line to the ideal one at the lowest code.

EG = Gain error: deviation of the slope of the best fit line to the ideal slope.

3.4.9.2 Input channel impedance

The following figure shows the ADC input channel impedance distribution.

- ADC_Inx represents for fast external channels 0~7
- ADC_Iny represents for slow external channels 8~11
- RIO represents the pin input switch impedance, RADC1 and RADC2 represent the ADC input fast channel impedance and slow channel impedance
- CS represents the internal sampling capacitance of ADC, with a typical value of 12.8pF
- Refer to the following table for impedance parameters




Figure 3-3 ADC channel input impedance

3.4.9.3 Sampling time

The minimum sampling time of ADC input signal is determined by the internal resistor of analog signal source, input channel impedance, pin parasitic capacitance and sampling capacitance.

The minimum sampling time of ADC sampling external input signal can be calculated according to the following formula:

$$T_{samp} = \ln\left(\frac{2^n}{SA}\right) \times (R_{AIN} + R_{ADC} + R_{IO}) \times C_{ADC}$$

Among them, n=12, SA=0.25LSB (The voltage on the sampling capacitor is established to within 0.25LSB error of the sampled signal level), R_{AIN} represents the internal resistor of the sampled signal source, R_{IO} represents input IO impedance, R_{ADC} represents ADC input channel impedance, C_{ADC} represents ADC sampling capacitance. And R_{IO} is 100Ω .

R_{ADC} is affected by power supply voltage, temperature and input signal amplitude. When the input signal is VDDA/2, the switch impedance is the largest. The following table provides the R_{ADC} parameters when the input signal is VDDA/2 under different power and temperature conditions. The user can calculate the required minimum sampling time according to these parameters and the characteristics of the signal source.

Symbol	VDDA	Temperature	Value			Unit
			Min	Typ	Max	
Turbo channel, ADC_IN0~7, input signal level VDDA/2						
R_{ADC}	5V	25C	-	448	573	Ω
		85C	-	493	633	
		-40C	-	406	515	
	3.3V	25C	-	545	720	
		85C	-	605	802	
		-40C	-	485	638	
	1.8V	25C	-	1210	1935	
		85C	-	1241	1931	
		-40C	-	1187	2036	
Turbo channel, ADC_IN8~11, input signal level VDDA/2						
R_{ADC}	5V	25C	-	531	678	Ω
		85C	-	587	753	
		-40C	-	477	604	
	3.3V	25C	-	673	893	
		85C	-	747	992	
		-40C	-	597	790	
	1.8V	25C	-	1657	2708	
		85C	-	1663	2632	
		-40C	-	1665	2925	

Table 3-18 ADC input impedance

Sampling time calculation example

- 1) Suppose a fast channel is used to sample a signal source, and the internal resistor of the signal source is $1\text{K}\Omega$, When $\text{VDDA}=3.3\text{V}$ and temperature is 25°C , the minimum sampling time is 226ns according to T_{samp} formula. If the working clock of ADC is 16Mhz , the sampling time configuration should be greater than 4 ADC clocks.
- 2) Suppose a slow channel is used to sample a signal source, and the internal resistor of the signal source is $100\text{K}\Omega$, When the working power supply $\text{VDDA}=3.3\text{V}$ and the working temperature is 85°C , the recommended minimum sampling time is $12.56\mu\text{s}$ according to T_{samp} formula. If the working clock of ADC is 8 Mhz , the sampling time configuration should be greater than 128 ADC clocks.

3.4.10 Temperature sensor

Temperature sensor is factory-trimmed under such condition: $\text{VDD}=5.0\text{V}$ and $\text{TA}=30\text{+/-1}^\circ\text{C}$. Under this condition, ADC is used to sample and convert the temperature sensor output voltage. The conversion result is stored in Flash for user application.

Symbol	Parameter	Test conditions	Data storage address
TS_CAL1	Temperature sensor calibration value 1	$\text{VDDA}=3.0\text{V} \pm 10\text{mV}$, $\text{TA}=30\text{+/-1}^\circ\text{C}$	0x1FFF_FA92 High nibble saves ADC data Low nibble is calibration temperature, 0x1E00 represents 30°C

Note: According to the value of TS_CAL1, the temperature sensor output voltage absolute value at 30°C during temperature calibration can be calculated.

Symbol	Parameter	Test conditions		Value			Unit
		Min	Typ	Max			
Reso	Resolution ^[1]	$\text{VDDA}=\text{VREF}+=5\text{V}$		2.4			$\text{LSB}/^\circ\text{C}$
		$\text{VDDA}=\text{VREF}+=3\text{V}$		3.7			
Slope	Output slope ^[1]	$\text{TA}=-40\text{~+}85^\circ\text{C}$		3.06			$\text{mV}/^\circ\text{C}$
V _{PTAT}	Temperature sensor output voltage absolute value	$\text{VDDA}=1.8\text{~}5.5\text{V}$	$\text{TA}=30^\circ\text{C}$	900	930	960	mV
			$\text{TA}=85^\circ\text{C}$	1075	1105	1135	
			$\text{TA}=-40^\circ\text{C}$	675	705	730	
Linerity	Linearity in full temperature range ^[1]		-	+/-1	+/-2		$^\circ\text{C}$
I _{DDA}	Temperature sensor consumption (not include ADC) ^[2]	$\text{VDDA}=3.3\text{V}$		0.8			uA
t _{START}	Temperature sensor start-time, include output buffer start-up time ^[2]	VREF1p2 enabled, set PTAT_EN register, VPTATBUFFER_OUTE, VPTATBUFFER_EN			50		us


Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
		VREF1p2 disenabled			1.4	ms
t _{SAMPLE}	Sampling time required for ADCsampling temperature sensor output ^[2]		10	-	-	us

Table 3-19 Temperature sensor parameter

[1]: Based on characterization

[2]: Based on simulation

The temperature sensor output curve schematic diagram is as follows.



The temperature sensor output voltage is only related to the substrate temperature of the chip, and has nothing to do with the current working power voltage of the chip.

3.4.11 Operational amplifier characteristics

Amplifier mode ($T_A=25^\circ C$)

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
VDDA	Operating voltage range		2	-	5.5	V
CMIR	Common mode input range		0.1	-	VDDA-0.1	V
$V_{I_{\text{offset}}}$	Input offset voltage	$V_{\text{DDA}}=3.3V$ $0.3V < V_{\text{CM}} < 3V$	-	+/-1	+/-3	mV
I_B	Input bias current	$V_{\text{DDA}}=3.3V$	-	0.5	1	nA
I_{os}	Input offset current	$V_{\text{DDA}}=3.3V$	-	-	+/-10	pA
TRIMST EP_P	Low common mode input voltage offset trimstep	$V_{\text{DDA}}=3.3V$ $V_{\text{CM}}=0.82V$		1.2		mV
TRIMST EP_N	High common mode input voltage offset trimstep	$V_{\text{DDA}}=3.3V$ $V_{\text{CM}}=2.48V$		1.1		
I_{LOAD}	Driving current (Buffermode) Resistor 4Kohm	$V_{\text{DDA}}=2V$		400		uA
		$V_{\text{DDA}}=3.3V$		700		
		$V_{\text{DDA}}=5V$		1100		
C_{LOAD}	Capacitive load				50	pF
CMRR	Common mode rejection ratio	$V_{\text{DDA}}=3.3V$ $V_{\text{CM}}=V_{\text{DDA}}/2$		80		dB
PSRR	Power supply rejection ratio	$1.8V < V_{\text{DDA}} < 5V$		80		dB
GBW	Unity gain bandwidth	$V_{\text{DDA}}=3.3V$	$1V < V_{\text{CM}} < 2.4V$		6000	KHz
			$V_{\text{CM}} \leq 0.5V$ $V_{\text{CM}} \geq 3V$		1000	KHz
SR	Slew Rate (Output voltage ranges from 10% to 90%)	$V_{\text{DDA}}=3.3V$		1.5		V/us
		$V_{\text{DDA}}=2.0V$		1.2		
		$V_{\text{DDA}}=5.0V$		2.0		
AO	Open loop gain	$V_{\text{DDA}}=3.3V$		74	90	dB
V_{OHSAT}	High saturation voltage (Buffermode)	$R_{\text{load}}=4K$ Input V_{DDA}	$V_{\text{DDA}}=2.0V$		$V_{\text{DDA}}-350$	mV
			$V_{\text{DDA}}=3.3V$		$V_{\text{DDA}}-400$	
			$V_{\text{DDA}}=5.0V$		$V_{\text{DDA}}-550$	
V_{OLSAT}	Low saturation voltage (Buffermode)	$R_{\text{load}}=4K$ Input 0	$V_{\text{DDA}}=2.0V$		170	mV
			$V_{\text{DDA}}=3.3V$		220	
			$V_{\text{DDA}}=5.0V$		280	
Phi	Phase margin	$C_L=50\text{pF}$, $R_L=4\text{Kohm}$		52		°
GM	Gain margin			10		dB
t_{START}	Start-up time	Buffermode $2.0V \leq V_{\text{DDA}} \leq 5.5V$		2		us

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
PGA gain	PGA gain (OPA1)		2			%
			4			
			8			
			16			
PGA error	PGA gain error	Gain=2	-3	-	3	%
		Gain=4	-5	-	5	
		Gain=8	-5	-	5	
		Gain=16	-7	-	7	
PGA BW	PGA band width	Gain=2		GBW/2		
		Gain=4		GBW/4		
		Gain=8		GBW/8		
		Gain=16		GBW/16		
I _{DDA}	consumption	VDDA=3.3V, VCM=VDDA/2		120		uA
		VDDA=3.3V, VCM=0		70		
		VDDA=3.3V, VCM=VDDA		60		

Table 3-20 OPA characteristics

3.4.12 Analog comparator characteristics

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
V _{Icomp1}	Comparator1 input voltage range		0	-	VDDA	V
V _{Icomp2}	Comparator2 input voltage range		0	-	VDDA	V
I _{comp1}	Comparator1 operating current	VDD=3.3V T _A =25° C	-	1.75	2	uA
I _{comp2}	Comparator2 operating current	VDD=3.3V T _A =25° C	-	1.5	2	uA
T _{setup1}	Comparator1 start-up time	VDD=3.3V	-	8	12	us
T _{setup2}	Comparator2 start-up time	VDD=3.3V	-	8	12	us
T _{propagation1}	Comparator1 propagation delay	VDD=3.3V 200mV step, 100mV overdrive	-	0.6	1	us
T _{propagation2}	Comparator2 propagation delay	VDD=3.3V 200mV step, 100mV overdrive	-	0.6	1	us
V _{offset}	Input offset voltage		-	-	±10	mV

Table 3-21 Analog comparator characteristics

3.4.13 Flash characteristics

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
	Flash size		128K	-	256K	bytes
T _{PROG}	32bits Program Time			25		μs
T _{ERASE}	Sector/Page Erase			2		ms
	Chip Erase			8		ms
N _{ED}	Endurance		20,000	100,000		Erase/Write cycles
T _{DR}	Data Retention	T _A =85°C After 20K cycling	10			yrs

Table 3-22 Flash characteristics

3.4.14 GPIO characteristics


General-purpose IO

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
V _{IL}	Input low voltage		0		0.3V _{DD}	V
V _{IH}	Input high voltage		0.7V _{DD}		V _{DD}	V
I _{IL}	Input low leakage	V _{IL} =0V	-1		1	μA
I _{IH}	Input high leakage	V _{IH} =3.3V	-1		1	μA
V _{OL}	Output low voltage	V _{DD} =3.3V	I _{SINK} =5mA	0.35		V
			I _{SINK} =10mA	0.9		
		V _{DD} =5V	I _{SINK} =10mA	0.5		
			I _{SINK} =15mA	0.8		
V _{OH}	Output high voltage	V _{DD} =3.3V	I _{SOURCE} =5mA	2.8		V
			I _{SOURCE} =10mA	2		
		V _{DD} =5V	I _{SOURCE} =10mA	4.4		
			I _{SOURCE} =15mA	3.95		
R _{PU}	Pull-up resistor			100		KΩ

Table 3-23 General I/O characteristics

Typical IO driving capability curve, for design reference only

Note: In the following figure, Y-axis unit is mA and X-axis unit is V, the two curves represent the driving capability under 5V and 3.3V power, respectively

**True open-drain IO (PA11、PA12)**


Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
V_{IL}	Input low voltage		0		$0.3V_{DD}$	V
V_{IH}	Input high voltage		$0.7V_{DD}$		V_{DD}	V
I_{IL}	Input low leakage	$V_{IL}=0V$	-1			μA

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
I _{IH}	Input high leakage	V _{IH} =3.3V			1	μA
V _{OL}	Output low voltage	V _{DD} =3.3V I _{SINK} =20mA		0.42		V
		V _{DD} =5V I _{SINK} =20mA		0.3		
V _{OH}	Output high voltage			NA		V
R _{PU}	Pull-up resistor			NA		KΩ

Table 3-24 True open-drain I/O characteristics

Typical true open-drain IO driving capability curve, for design reference only

Note: In the following figure, Y-axis unit is mA and X-axis unit is V, the two curves represent the driving capability under 5V and 3.3V power, respectively

**NRST pin**

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
V _{IL}	Input low voltage		0		0.3V _{DD}	V
V _{IH}	Input high voltage		0.7V _{DD}		V _{DD}	V
I _{IL}	Input low leakage	V _{IL} =0V	-1		1	μA
I _{IH}	Input high leakage	V _{IH} =3.3V	-1		1	μA
R _{PU}	Pull-up resistor			5		KΩ
T _{AFILTER}	Analog filter length ^[1]	VDD=3.3V		100		ns
T _{DFILTER}	Digital filter length ^[1]	VDD=1.8~3.6V -40°C ≤ T _A ≤ 85°C	50		100	us

Table 3-25 NRST pin characteristics

Note [1]: Based on characterization

GPIO AC characteristics

IO	Symbol	Parameter ^[1]	Test conditions	min	max	Unit
Non FM+	Fmax	Maximum frequency	C=30pF,2.7V<Vdd<3.6V	-	45	MHz
			C=30pF,1.6V<Vdd<2.7V	-	22	
			C=10pF,2.7V<Vdd<3.6V	-	80	
			C=10pF,1.6V<Vdd<2.7V	-	40	
	Tr/Tf	Output rise and fall time	C=30pF,2.7V<Vdd<3.6V	-	8.7	ns
			C=30pF,1.6V<Vdd<2.7V	-	16.9	
			C=10pF,2.7V<Vdd<3.6V	-	3.4	
			C=10pF,1.6V<Vdd<2.7V	-	6.7	
FM+	Fmax	Maximum frequency	C=50pF,1.6V<Vdd<3.6V	-	10	MHz
	Tf	Output fall time		-	27	ns

Table 3-26 Pin AC characteristics

Note [1]: Based on simulation and are not included in the mass production test

3.4.15 LCD characteristics**On-chip resistor voltage divider**

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
I _{LCD}	Operating current of LCD(no load) w/ internal resistor voltage divider ^[1]	VDD=5V 1/3bias,output load,4COM no		2		uA
V _{LCD}	LCDbias voltage	-	0.547×VDD		VDD	V

Table 3-27 LCD on-chip resistor voltage divider

Note [1]: Based on simulation and are not included in the mass production test

3.4.16 USB characteristics

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
V _{DD}	USB operating voltage range		2.805	3.3	3.795	V
V _{DI}	Differential input sensitivity	V _{I(DP)} – V _{I(DM)}	0.2	-	-	V
V _{CVM}	Differential common mode voltage		0.8	-	2.5	V
V _{IH}	Input high voltage		2.0	-	-	V
V _{IL}	Input low voltage		-	-	0.8	V
V _{OL}	Output low voltage		0	-	0.3	V
V _{OH}	Output high voltage		2.8	-	3.6	V
V _{CRS}	DP/DM crisscross		1.3	-	2.0	V

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
	point					
Z_{DRV}	Driver output impedance		28	-	44	Ohm
t_R	Output rise time	$CL=50pF$ 10%~90% of $ V_{OH}-V_{OL} $	4	-	20	ns
t_F	Output fall time	$CL=50pF$ 10%~90% of $ V_{OH}-V_{OL} $	4	-	20	ns
t_{FRMA}	Differential rise / fall time matching (t_R/t_F)		90	-	111	%

Table 3-28 USB PHY electrical characteristics




Figure 3-4 USB differential signal sequence diagram

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
F48M	Continuously calibrated 48MHz clock frequency		47.88	48	48.12	Mhz
F120M	120MHz local oscillator output frequency		112	120	126	Mhz
Duty48 M	48Mclock duty cycle		45	-	55	%
Duty120 M	120Mclock duty cycle		45	-	55	%
Tsof	Sof package for completing USB clock tracking		10	-	-	

Table 3-29 USB clock characteristics

4 Power management unit (PMU)

4.1 Power supply

4.1.1 Power domains

- VDD

The operating voltage range of the main power supply (VDD) of the chip is 1.8 to 3.6V.

When the chip is powered on, the reset release threshold is mainly determined by the BOR circuit, whose typical reset release voltage is 1.8V.

If the chip power supply rise time is very short (less than a few ms), then the reset release voltage is mainly determined by the RC delay, which will be slightly lower than 1.8V in typical cases and slightly higher than 1.8V at low temperature.

When the chip powers down, if BOR is enabled, the power-down reset threshold is determined by the BOR circuit. BOR_PDRCFG can be configured by the software to obtain four power-down reset thresholds, with the default value of 1.6V.

If BOR is not enabled and PDR is enabled, the power-down reset threshold is determined by the PDR circuit, and the software can configure three thresholds via PDRCFG, with a default value of about 1.4V.

In summary, the actual VDD voltage range of the chip will be determined jointly by BOR and PDR circuit configuration.

Note: BOR and PDR must not be turned off at the same time under any circumstance, as a normal reset may not occur when the chip powers down and the chip may not work properly when it is powered up again.

- VDDA

The VDDA is a dedicated analog circuit power supply, which mainly supplies power to analog modules such as ADC, OPA, and reference voltage.

The operating voltage range of VDDA is 1.8 to 5.5V, and all analog modules can be guaranteed to work normally within this voltage range.

- VREFP

Only a few package forms have independent VREFP pins, VREFP is the reference voltage input of the ADC. When the ADC is working, it will draw tens to hundreds of uA of current from the VREFP pin.

- VDD15

The VDD15 is a chip core power source that generates 1.5V power output from a linear regulator.

All digital circuits, Flash, SRAM and some analog circuits operate under this power domain.

It is recommended to connect a decap capacitor of 2.2 ~ 4.7uF to the VDD15 pin.

When the main power VDD falls below 1.5V, the out put of the voltage regulator will follow the change of VDD.

4.1.2 Power supply structure




Figure 4-1 Power structure

4.1.3 ADC and independent power supply of internal reference

In order to improve the ADC conversion accuracy and reduce the influence of power supply noise, ADC and reference voltage use independent VDDA and VSSA pins to supply power.

In the system, the VDDA power supply can be filtered separately, and the VDDA and VSSA traces

can be shielded on the PCB to shield the system noise as much as possible.

In most packages of FM33LC0xx, VDDA and VSSA are independent pins, ADC references sources VREFP and VDDA are connected inside the package, and VREFN and VSSP are connected inside the package.

However, in some low-pin-count packages, there may not be independent VDDA and VSSA. In this case, VDDA and VDD are connected inside the package, and VSSA and VSS are connected inside the package, due to the influence of power ground noise, the ADC's performance will decrease.

In a few packages with a large number of pins, the VREFP and VREFN pins will be led out separately, through independent ADC reference power pins, the system can further optimize the ADC power environment to obtain the best performance.

When VREFP and VDDA are independent, the VREFP's input reference can be different from that of VDDA, the allowable input range is:

$$1.8V \leq VREFP \leq VDDA$$

4.2 Consumption mode

4.2.1 Introduction

After power-on reset, the chip runs in ACTIVE mode by default. The CPU fetches instructions from Flash, and all peripherals can work normally. The chip supports a variety of low power modes, and the software can choose the appropriate low power mode in the appropriate scenario to balance the power consumption, performance, wake-up time and wake-up conditions.

Supported power modes:

- ACTIVE mode
- LP Active: LDO enters low-power mode, CPU frequency does not exceed 4MHz, all peripherals can work
- LP Run mode: LDO operate in ultra-low power mode, and CPU and peripherals can only operate at low-frequency
- SLEEP mode: CPU halts, Flash halts, LDO works in low-power mode, only some of the peripherals can work
- DEEPSLEEP mode: CPU halts, Flash halts, internal reference disabled, LDO works in low-power mode, only some of the peripherals can work

In addition, the consumptions can be reduced by the several methods below in ACTIVE mode.

- Lowering system clock frequency
- Turn off the bus clock and operating clock for unused peripherals

Mode	Typical consumptions	Wakeup conditions	Chip status	Typical wakeup time ^[1]
ACTIVE	95uA/MHz@64MHz 120uA/MHz@48MHz		Full functions Dhrystone	-
LP Active	500uA	Software quit	LDO enters low-power mode Dhrystone	-
LP Run	30uA@32KHz	Software quit	Low-speed work	-
SLEEP	6uA	SVD interrupt Comparators interrupt RTC interrupts IO interrupts WKUPx interrupts 32Kcrystal oscillator fail interrupt Watch dog reset NRST pin reset	CPU sleep ^[2] RCHF, PLL, ADC disabled RTC operating VREF1p22is determined by the software configuration whether to turn on, if it is turned on, the power consumption will increase by 1.5uA	3us
DEEPSLEEP	1uA		CPU sleep ^[2] RCHF,PLL,ADC disabled RTC operating VREF1p22is determined by the software configuration whether to turn on, if it is turned on, the power consumption will increase by 1.5uA	5us

Table 4- 1 Power consumption mode table

Note:

[1] Typical wake-up time means the time between the arrival of the wake-up event and the CPU's execution of the wake-up interrupt service routine.

[2] Refer to the ARMv6-M Architecture Reference manual for CPU sleep-entry.

[3] When the CPU tries to enter the low-power mode, if Flash is under erasing/programming, the chip will automatically wait for Flash to finish erasing/programming before entering the low-power mode.

4.2.2 Power mode and system frequency

In different power mode, the range of system frequency is shown as below:




Figure 4-2 Consumption mode and system clock

The acceptable system frequency and available clock sources in different power modes are shown in the table below. Application software should strictly follow the rules of this table. Using high system frequency in low-power mode may cause the system to fail to function properly.

Mode	CPU frequency	Available clock source	Flash wait	Peripheral clock
ACTIVE	<=24Mhz	All	0	All
	>24Mhz, <=48Mhz		1	
	>48Mhz		2	
LP Active	<=4Mhz	RCHF, RCMF, XTLF, LPOS C	0	RCHF, RCMF, XTLF, LPOS C
LP Run	<=1Mhz	RCMF, XTLF, LPOS C	0	RCMF, XTLF, LPOS C

Table 4-2 Consumption mode and available system clock

4.2.3 Active mode

The chip is in normal working mode. The chip will enter Active mode after power reset. The default CPU frequency is 8MHz and it can run up to 64MHz. All digital and analog peripheral can run at full speed in Active mode.

When the system frequency is higher than 24MHz, wait cycle must be inserted when accessing Flash, and Flash Prefetch is recommended to be enabled by the software to improve the efficiency of instruction execution.

4.2.4 LP Active mode

Software can enter LP Active mode by configuring the LPMCFG.LOO_LPM register. At this time, LDO is placed in a low-power mode, while its own power consumption is reduced, the driving capability is also reduced. Therefore, in LP Active mode, it is recommended that the CPU frequency should not exceed 4MHz. At the same time, the peripheral modules can still work with RCHF, RCMF, XTLF, LPOSC, but the PLL and XTHF are forcibly disabled by the hardware and cannot be used.

The typical application scenario of LP Active mode is to keep 1~2 peripherals (such as UART, Timer) running normally for a long time when the CPU is in stand by or running at low speed in a scenario that does not require high CPU processing capabilities, so as to provide the best energy efficiency ratio for some special low-power scenario.

Entering LP Active mode

- Set the system clock to 4MHz or lower
- Ensure that no peripherals are using XTHF or PLL clock
- Configure the LDO_LPM register

Hardware behavior in LP Active mode

After entering LP Active, the hardware automatically disables XTHF and PLL, and then LDO enters the low-power mode. All digital and analog peripheral can work.

Exiting LPActive mode

- Software clears the LDO_LPM register
- Waiting for a few NO Pin structions
- Set the system clock as needed and resume normal Active mode operation

In LP Active mode, the chip can directly enter the LPRUN / SLEEP / DEEPSLEEP mode by rewriting the PMOD register by CPU.

4.2.5 LP Run mode

When the chip needs low power and low speed operation, it can enter LPRUN mode. At this time, LDO enter slow-power mode, and the core uses LSCLK or RCMF for frequency division operation with a typical frequency of 32KHz. When high-speed operation is needed, the software can switch from LPRUN mode into ACTIVE mode, and then switch the system clock to a higher frequency.

Entering LPRUN mode

The steps of entering LPRUN mode:

- The software sets the system clock (SYSCLK) to the LSCLK or RCMFPSC
- Configure the PMOD register as 01
- If the system clock configuration does not meet the register conditions above, error interrupt is flagged and access to the LPRUN is forbidden

Hardware behavior in LPRUN mode

After entering LPRUN, the hardware automatically disables RCHF, XTHF, PLL and TRNG, and then LDO enters the low-power mode. SVD, comparator and ADC can still work in LPRUN mode. Due to the high-speed clocks are all disabled, the ADC working clock tops out at RCMF, which is equivalent to the maximum 250Ksps sampling rate.

If the software executes the WFI/WFE instructions in LPRUN mode, the CPU and Flash will halt, but the peripherals will continue to work.

Exiting LPRUN mode

Follow these steps to exit the LPRUN mode:

- The software sets the PMOD register to 00
- Software enables RCHF or PLL as needed
- Configure the system clock to be RCHF or PLL after waiting for the clock start-up time

The CPU modifies the PMOD register in LPRun mode to return to ACTIVE, or to enter SLEEP / DEEPSLEEP mode. If ACTIVE is returned, the hardware automatically puts the LDO in normal mode and unlocks the high-speed clock module.

4.2.6 SLEEP mode

By entering Sleep mode, you can significantly reduce the power consumption of the chip and keep in a state waiting for an event to wakeup.

Entering SLEEP mode

The software enters SLEEP mode according to the following steps:

- Configure the PMOD register to 10
- Execute WFI or WFE instructions

Hardware behavior in SLEEP mode

After entering SLEEP mode, the chip will disable CPU clock, Flash will enter STOP mode, and the hardware will automatically disable RCHF, PLL, XTHF and TRNG. SVD, OPA and ADC can still work in SLEEP mode. Due to the high-speed clocks are all disabled, the ADC working clock tops out at RCMF, which is equivalent to the maximum 250Ksps sampling rate.

The digital peripherals can continue to work with low speed clocks such as RCMF, XTLF and LPOSC.

Exiting SLEEP mode

According to the steps below to exit the SLEEP mode:

- A specific interrupt event occurs
- The system clock is automatically configured as RCHF
- When the CPU is awakened, it can enter or not enter the interrupt service routine, depending on the software configuration

4.2.7 DEEP SLEEP mode

DEEPSLEEP is the power mode with lowest current consumption.

Entering DEEPSLEEP mode

The software enters DEEPSLEEP mode according to the following steps:

- Set the VREFOFF register
- Configure the PMOD register to 10
- Execute WFI or WFE instruction

Hardware behavior in DEEPSLEEP mode

In DEEPSLEEP mode, the chip will automatically disable the CPU clock and the internal reference, Flash will enter the STOP mode, and the hardware will automatically disable RCHF, PLL and TRNG; SVD, OPA, ADC and comparator can still work in DEEPSLEEP mode. Due to the high-speed clocks are all disabled, the ADC working clock tops out at RCMF, which is equivalent to the maximum 250Ksps sampling rate. If OPA is required to work, the VREFOFF register cannot be set.

The digital peripherals can continue to work with low speed clocks such as RCMF, XTLF and LPOSC.

Exiting DEEPSLEEP mode

Exiting the DEEPSLEEP mode as follows:

- A specific interrupt event occurs
- The system clock is automatically configured as RCHF
- When the CPU is awakened, it can enter or not enter the interrupt service routine, depending on the software configuration

4.3 Wake-up events

Wake up events	Application	Effective mode	
		Sleep	DeepSleep
Oscillation stop detection	Maskable, Wake up the chip when 32786Hz crystal fails	✓	✓
VREF	Maskable, Wake up the chip when an interrupt occurs after VREF1p22 is established	✓	✓
SVD	Maskable, Wake up the chip when the supply voltage falls below or rises above the threshold	✓	✓
Comparators	Maskable, Used for external event wake-up	✓	✓
ADC	Maskable, Various interrupts of ADC can be used to wake up	✓	✓
RTC	Maskable, Set the wake-up cycle as needed	✓	✓
IO pin interrupt	Maskable, Used for external event wake-up	✓	✓
Debug	Nonmaskable, For debug wake-up	✓	✓
LPUART	Maskable, Wake-up on data receiving	✓	✓
WKUPx pin	Maskable, Used for external input to wake up	✓	✓
NRST	Nonmaskable, For global reset	✓	✓
LPTIM32	Maskable, Used for periodic wake-up	✓	✓
BSTIM32	Maskable, Used for periodic wake-up	✓	✓
I2C slave	Maskable, Used for slave receiving wake-up	✓	✓

Table 4-3 Wake-up events and application

By enabling PRIMASK feature in Cortex-M0, you can wake up the chip with the above interrupt events, but the CPU does not execute the interrupt handler. At this point, the CPU will continue to run from the instruction right after WFI/WFE.

Note: After the chip is awakened from sleep mode, the software can quickly identify the current wake-up source by polling the PMU.WKPFLAG register. The clear of wake-up sources needs to be performed individually for each peripheral module.

4.4 The system clock after wake-up

When the chip wakes up from Sleep/DeepSleep mode, the chip uses RCHF as the default clock source. The register will retain the frequency configuration and trim value of RCHF, so the system frequency after wake-up will be determined by the configuration register (PMU.WKFSEL). In the fastest case, the chip will start with 24MHz clock after waking up.

When sleeping, the AHB PRES register will not reset, but the SYSCLKSEL register will reset to 00 (select RCHF). Therefore, even if the system clock is not RCHF before sleep, RCHF will be used by default when wake up, whether the frequency is divided is determined by the AHB PRES register before sleep.

4.5 Register

Offset	Name	Symbol
PMU(Baseaddress: 0x40000100)		
0x00000000	Power Management Control Register	PMU_CR
0x00000004	Wakeup Time Register	PMU_WKTR
0x00000008	Wakeup Source Flags Register	PMU_WKFR
0x0000000C	PMU Interrupt Enable Register	PMU_IER
0x00000010	PMU Interrupt and Status Register	PMU_ISR

4.5.1 Low-powerconsumptioncontrolregister (PMU_CR)

NAME	PMU_CR							
offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-				LDO_LPM		LDO15E_N	LDO15E_N_B
access	U-0				R/W-01		R-1	R-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-				WKFSEL		SLPDP	CVS
access	U-0				R/W-00		R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				RFU		PMOD	
access	U-0				R/W-00		R/W-00	

Bit	Name	Description
31:20	-	Reserved, read as 0
19:18	LDO_LPM	LDO Low-power mode configuration 00/01/11: Normal mode 10: LDO enters low-power mode Note: When the chip is erasing and programming FLASH, this register cannot be rewritten to 10.
17	LDO15EN	LDO15 enable flag 1: LDO15 is enabled 0: LDO15 is disabled
16	LDO15EN_B	The inversed check bit for LDO15EN (LDO Enable Inversed)
15:12	-	Reserved, read as 0
11:10	WKFSEL	Sleep/DeepSleep system frequency after wake up 00: RCHF-8MHz 01: RCHF-16MHz 10: RCHF-24MHz 11: RFU

Bit	Name	Description
9	SLPDP	DeepSleep control register (Sleep Deep) 1: Enable DeepSleep mode 0: Sleep mode In the Sleep mode, if the SLPDP is set, it will be switch into DeepSleep mode. This bit is only valid in Sleep mode.
8	CVS	Core-Voltage-Scaling configuration 0: Disable CVS 1: Enable CVS in Sleep/DeepSleep This bit is only valid in Sleep/DeepSleep mode
7:4	-	Reserved, read as 0
3:2	RFU	Dummy register
1:0	PMOD	Low-power mode control register 00: Active mode / LP Active mode 01: LPRUN mode 10: Sleep mode / DeepSleep mode 11: RTCKBP mode

4.5.2 Wakeup timecontrolregister (PMU_WKTR)

NAME	PMU_WKTR							
offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				STPCLR	T1A		
access	U-0				R/W-0	R/W-01		

Bit	Name	Description
31:3	-	Reserved, read as 0
2	STPCLR	Flash Stop wake up control (Stop clear) 0: The Stop signal waits for the clock to be synchronously cleared 1: The Stop signal is asynchronously cleared
1:0	T1A	Programmable extra wake-up delay In the Sleep/DeepSleep mode, when the RCHF clock arrives, wait for additional delay time according to this register configuration. 00: 0us 01: 2us 10: 4us 11: 8us

4.5.3 Wakeup sourceflagregister (PMU_WKFR)

NAME	PMU_WKFR							
offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	ADCWKF	-	-	RTCWK F	SVDW KF	LFDET WKF	VREFW KF	IOWKF
access	R-0	U-0		R-0	R-0	R-0	R-0	R-0
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	I2CWKF	-	LPU1W KF	LPU0WK F	-		COMP2 WKF	COMP1 WKF
access	R-0	U-0	R-0	R-0	U-0		R-0	R-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-				LPTWK F	BSTWK F	DBGW KF	
access	U-0				R-0	R-0	R/W-0	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	WKPxF							
access	R/W-0000 0000							

Bit	Name	Description
31	ADCWKF	ADC interrupt wake up flag, automatically reset when the interrupt is cleared (ADC wakeup Flag, auto to clear)
30:29	-	Reserved, read as 0
28	RTCWKF	RTC interrupt wake up flag, automatically reset when the interrupt is cleared (RTC wakeup flag, auto to clear)
27	SVDWKF	SVD interrupt wake up flag, automatically reset when the interrupt is cleared (SVD wakeup flag, auto to clear)
26	LFDETWKF	32768Hz crystal fail interrupt wake up flag, automatically reset when the interrupt is cleared (XTLF fail detect wakeup flag, auto to clear)
25	VREFWKF	VREF1P22 reference source establishment interrupt wake up flag, automatically reset when the interrupt is cleared (Vref wakeup flag, auto to clear)
24	IOWKF	IO interrupt wake up flag, automatically reset when the interrupt is cleared (GPIO wakeup flag, auto to clear)
23	I2CWKF	I2C interrupt wake up flag, automatically reset when the interrupt is cleared (I2C wakeup flag, auto to clear)
22	-	Reserved, read as 0
21	LPU1WKF	LPUART1 interrupt wake up flag, automatically reset when the interrupt is cleared (LPUART1 wakeup flag, auto to clear)
20	LPU0WKF	LPUART0 interrupt wake up flag, automatically reset when the interrupt is cleared (LPUART0 wakeup flag, auto to clear)
19:18	-	Reserved, read as 0
17	COMP2WKF	Comparator2 interrupt wake up flag, automatically reset when the interrupt is cleared (comparator2 wakeup flag, auto to clear)
16	COMP1WKF	Comparator1 interrupt wake up flag, automatically reset when the interrupt is cleared (comparator1 wakeup flag, auto to clear)
15:11	-	Reserved, read as 0
10	LPTWKF	LPTIM32 interrupt wake up flag, automatically reset when the interrupt is cleared (LPTIM wakeup flag, auto to clear)
9	BSTWKF	BSTIM32 interrupt wake up flag, automatically reset when the interrupt is cleared (BSTIM wakeup flag, auto to clear)

Bit	Name	Description
8	DBGWKF	CPU Debugger wake up flag, software writes 1 to clear
7:0	WKUPxF	NWKUPx Pin wake up flag, software writes 1 to clear

4.5.4 PMU interrupt enable register (PMU_IER)

NAME	PMU_IER							
offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				LPRUN EIE	LPACTE IE	SLPEIE	RTCEIE
access	U-0				R/W-0	R/W-0	R/W-0	R/W-0

Bit	Name	Description
31:4	-	Reserved, read as 0
3	LPRUNEIE	LPRUN mode error interrupt enable 1: Enable LPRUN error interrupt 0: Disable LPRUN error interrupt
2	LPACTEIE	LPACTIVE mode error interrupt enable 1: Enable LPACTIVE error interrupt 0: Disable LPACTIVE error interrupt
1	SLPEIE	SLEEP error interrupt enable 1: Enable SLEEP error interrupt 0: Disable SLEEP error interrupt
0	RTCEIE	RTCBKP error interrupt enable 1: Enable RTCBK error interrupt 0: Disable RTCBK error interrupt

4.5.5 PMU interrupt flag register (PMU_ISR)

NAME	PMU_ISR							
offset	0x00000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							

bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	-	-	-	-	-	-	-
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	-	-	-	LPRUN EIF	LPACTEI F	SLPEIF	RTCEIF
access	U-0				R/W-0	R/W-0	R/W-0	R/W-0

Bit	Name	Description
31:4	-	Reserved, read as 0
3	LPRUNEIF	LPRUN error interrupt flag, hardware set, software writes 1 to clear 1: When PMOD=2'h1, set when the system clock does not meet the definition of LPRUN mode 0: When PMOD=2'h1, the system clock meets the definition of LPRUN mode
2	LPACTEIF	LPACTIVE error interrupt flag, hardware set, software writes 1 to clear 1: When LDO15LPM=1'h1, set when the system clock does not meet the definition of LPACTIVE mode, that is, when the system is RCHF and greater than 4M, or when the system clock is XTHF/PLL 0: When LDO15LPM=1'h1, the system clock meets the definition of LPACTIVE mode
1	SLPEIF	SLEEP error interrupt flag, hardware set, software writes 1 to clear 1: When PMOD=2'h2, set when the SLEEPDEEP register is set before the CPU performs the WFI/WFE instruction 0: When PMOD=2'h2, the CPU enters SLEEP correctly
0	RTCEIF	RTCBKP error interrupt flag, hardware set, software writes 1 to clear 1: When PMOD=2'h3, the CPU internal register SLEEPDEEP=1 is not rewritten, and then performs the WFI/WFE instruction; or the system clock comes from USB PHY, tries to enter RTCBKP mode 0: When PMOD=2'h3, the CPU enters DEEPSLEEP correctly

5 Internal reference source(VREF)

5.1 Introduction

FM33LCx0 integrates a high-precision reference source with a typical output voltage of about 1.2V, which can work stably within the entire operating power supply range of the chip. After this reference voltage is output by the Buffer, it can be sampled by the ADC and also used as the reference voltage input of the comparator.

In the entire operating temperature range, the typical temperature coefficient of this reference source is less than 25ppm/ °C , and a built-in temperature sensor output is provided for ADC sampling and measuring the current chip's substrate temperature.

The software can enable or disable this reference source. After enabling the reference source, the VREF1p2 output setup time is less than 1ms, and the typical power consumption is about 1.5uA. When the temperature sensor is enabled, the power consumption of VREF1p2 is less than 2uA.

After the software enables VREF1p2, there is a hardware delay circuit inside the chip, which can set the VREF_DRY status flag register and the VREF_IF interrupt flag after waiting for enough time to ensure that the VREF output is established completely. The software can confirm the effective establishment of VREF1p2 by self-timing or according to the VREF_RDY register.

After the software disables VREF1p2, the VREF_RDY register is automatically cleared, and VREF_IF is cleared by software writing 1.

The maximum temperature measurement range supported by the temperature sensor is -55~125 °C, the output voltage of the temperature sensor changes with temperature as a straight line with a positive temperature coefficient, with a typical slope of 5.1mV/°C. Before the chip leaves the factory, the temperature sensor will be calibrated under the condition of 30°C±1°C. Under this condition, the temperature measurement error in the range of -40~+85°C is within ±2°C.

5.2 Register

Offset	Name	Symbol
VREF(Base address: 0x4001A80C)		
0x0000000C	VREF1p2 Control Register	VREF_CR
0x00000010	VREF1p2 Status Register	VREF_SR
0x00000014	VREF1p2 Interrupt Enable Register	VREF_IER
0x00000018	Buffer Control Register	VREF_BUFCR

5.2.1 VREF1p2 control register (VREF_CR)

NAME	VREF_CR							
offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-						PTAT_EN	VREF_EN
access	U-0						R/W-0	R/W-1

Bit	Name	Description
31:2	-	RFU:Reserved, read as 0
1	PTAT_EN	Band gap temperature sensor enable 0: Disable temperature sensor output 1: Enable temperature sensor output
0	VREF_EN	VREF1p2 enable register (Voltage reference enable) 0: Disable VREF1p2 1: Enable VREF1p2

5.2.2 VREF1p2 status register (VREF_SR)

NAME	VREF_SR							
offset	0x00000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8

name	-							FLAG_B
access	U-0							R-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							RDY
access	U-0							R-0 R/W-0

Bit	Name	Description
31:9	-	RFU: Reserved, read as 0
8	FLAG_B	VREF Settable Flag from analog, auto to clear
7:2	-	RFU: Reserved, read as 0
1	RDY	VREF1p2 reference voltage establishment flag (VREF Ready Flag, auto to clear) After enabling VREF1p2, it is delayed set by the digital circuit and is read only by software. After disabling VREF1p2 module, this register is automatically cleared. Digital circuit delay time 1.5ms
0	IF	VREF1p2 reference voltage establishment interrupt (VREF Ready Interrupt Flag, write 1 to clear) 0: VREF1p2 is not established 1: VREF1p2 is established After enabling VREF1p2, it is delayed set by the digital circuit, set by hardware and cleared by software writing 1.

5.2.3 VREF1p2 interrupt enable register (VREF_IER)

NAME	VREF_IER							
offset	0x00000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							IE
access	U-0							R/W-0

Bit	Name	Description
31:1	-	RFU: Reserved, read as 0
0	IE	VREF1p2 reference voltage establishment interrupt enable (VREF Ready Interrupt Enable) 0: Disable generating VREFestablishment ready interrupt 1: Enable generating VREFestablishment ready interrupt When this register is 1, the interrupt will be output to CPU after VREF1p2 establishment ready

5.2.4 Buffer control register (VREF_BUFCR)

NAME	VREF_BUFCR							
offset	0x00000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				VPTATBU FFER_OU TEN	VPTATBU FFER_EN	VREFBU FFER_OU TEN	VREFBU FFER_EN
access	U-0				R/W-0	R/W-0	R/W-0	R/W-0

Bit	Name	Description
31:4	-	RFU:Reserved, read as 0
3	VPTATBUFFER_O UTEN	Vptat Buffer module switch channel output enable signal, high level enable is effective (PTAT Buffer Output Enable)
2	VPTATBUFFER_E N	Vptat Buffer module enable signal, high level enable is effective (PTAT Buffer Enable)
1	VREFBUFFER_O UTEN	Vref Buffer module switch channel output enable signal, high level enable is effective(VREF Buffer Output Enable)
0	VREFBUFFER_EN	Vref Buffer module enable signal, high level enable is effective (VREF Buffer Enable)

6 CPU

6.1 Introduction

FM33LC0XX implements Cortex-M0 processor, which conforms to ARMv6-M architecture and programming model. For more information, please refer to ARM's website at www.arm.com

Main features:

- Unprivileged/Privileged
- VTOR (interrupt vector table remapping)
- NVIC supports 32 external interrupts
- 1 data watchpoints
- 4 breakpoints
- Single cycle 32-bit hardware multiplier
- SWD debug interface

6.1.1 Processor configuration

Feature	Options	FM33LC0XX Config
Interrupts	1~32	32
Data endianness	little/big	little
SysTick Timer	Present or absent	Present
watchpoints	0,1,2	1
breakpoints	0,1,2,3,4	4
halting debug support	Present or absent	Present
multiplier	Fast or Small	Fast
Single-Cycle IO	Present or absent	Absent
wake-up interrupt controller(WIC)	Present or absent	Present
Vector Table Offset Register	Present or absent	Present
Unprivileged/Privileged support	Present or absent	Present
JTAGnSW	JTAG or SWD for DAP	SWD
Memory Protection Unit	Present or absent	Absent

Table 6-1 FM33LC0xx processor configuration

6.2 Register

Core register list:

Name	Descriptions
R0-R12	General register
MSP (R13)	Stack pointer; MSP (Main Stack Pointer) is used in Handler mode, and MSPor PSP (Process Stack Pointer) is selected by CONTROL register in Thread mode
PSP (R13)	The Link register holds the return information for subfunctions/function calls/exception handling
LR (R14)	The program pointer
PSR	Application state (APSR), interrupt program state (IPSR), and program execution state (EPSR)
PRIMASK	PRIMASK is used to mask any interrupt which has equal or lower priority than certain pre-configured level
CONTROL	Selects the stack pointer to be used in Threadmode

Table 6-2 Cortex-M0 core registers

Detailed definitions of registers are in the ARMv6-M Architecture Reference manual.

6.3 Exceptions and interrupts

Core exceptions and interrupts management is performed by NVIC. The programmable management register of NVIC is located in the SCS space of PPB bus. NVIC has the following features.

- 32 external interrupts and 5 internal exceptions are supported
- 1 NMI interrupt
- Supports for interrupt nesting
- Vectorized exception entry
- Interrupt mask

When processor core accepts an exception request, it first pushes the core registers R0~R3, R12, R14, PC, and xPSR onto the stack. The link register LR (R14) is updated to the special value used for exception return (EXC_RETURN), and the exception handler pointed by vector table starts to be executed. Note that registers which are not automatically saved to stack must be saved and restored by software.

6.3.1 Interrupt vector table

Position	Priority	Priority type	Acronym	Description	Address
0	-	-	MSP initial value	Initial address for main stack pointer	0x0000_0000
1	-3	fixed	Reset	Reset vector	0x0000_0004
2	-2	fixed	NMI	WKUPx interrupt, Low-power mode error interrupt	0x0000_0008
3	-1	fixed	HardFault	HardFault interrupt vector	0x0000_000C
4-10	-	-	-	Reserved	0x0000_0010~0x0000_002B
11	3	settable	SVC	SVCall system service request	0x0000_002C
12-13	-	-	-	Reserved	0x0000_0030~0x0000_0037
14	5	settable	PendSV	Suspendable system service request	0x0000_0038
15	6	settable	Systick	Internal timer interrupt vector	0x0000_003C
16	7	settable	WWDT	WWDT interrupt	0x0000_0040
17	8	settable	SVD	SVD interrupt	0x0000_0044
18	9	settable	RTC	RTC interrupt	0x0000_0048
19	10	settable	FLASH	NVMIF interrupt	0x0000_004C
20	11	settable	LFDET	XTLF or XTHF oscillation fail detection interrupt	0x0000_0050
21	12	settable	ADC	ADC interrupt	0x0000_0054
22	13	settable	IWDT	IWDT interrupt	0x0000_0058
23	14	settable	SPI1	SPI interrupt	0x0000_005C
24	15	settable	SPI2		0x0000_0060
25	16	settable	LCD	LCD display module interrupt	0x0000_0064
26	17	settable	UART0	UART interrupt	0x0000_0068
27	18	settable	UART1		0x0000_006C
28	19	settable	UART4		0x0000_0070
29	20	settable	UART5		0x0000_0074
30	21	settable	HFDET	High-frequency crystal oscillation fail detection interrupt	0x0000_0078
31	22	settable	U7816	U7816 interrupt	0x0000_007C
32	23	settable	LPUART1	LPUART1 interrupt	0x0000_0080
33	24	settable	I2C	I2C interrupt	0x0000_0084
34	25	settable	USB	USB device interrupt	0x0000_0088
35	26	settable	AES	AES interrupt	0x0000_008C
36	27	settable	LPTIM	Low power timer interrupt	0x0000_0090
37	28	settable	DMA	DMA interrupt	0x0000_0094
38	29	settable	WKUP	WKUP pin interrupt	0x0000_0098
39	30	settable	OPAx	OPAx interrupt	0x0000_009C
40	31	settable	BSTIM	Basic timer interrupt	0x0000_00A0
41	32	settable	COMPx	COMPx interrupt	0x0000_00A4

Position	Priority	Priority type	Acronym	Description	Address
42	33	settable	GPTIM0	General timer1 interrupt	0x0000_00A8
43	34	settable	GPTIM1	General timer2 interrupt	0x0000_00AC
44	35	settable	ATIM	Advanced timer interrupt	0x0000_00B0
45	36	settable	VREF	1.2V internal reference voltage establishment interrupt	0x0000_00B4
46	37	settable	GPIO	External pin interrupt	0x0000_00B8
47	38	settable	LPUART0	LPUART0 interrupt	0x0000_00BC

Table 6-3 FM33LC0xx interrupt vector table

WKUP interrupts can be connected to the NMI or 38# entry. The interrupt entry address is selected through the WKSEL register of the PMU module. When configured as a 38# entry, WKUPx interrupt can be masked by PRIMASK, and the CPU will not enter the interrupt service routine after wake up, but continue to execute from the last instruction before Sleep.

6.3.2 Interrupt priority level

The processor supports three fixed highest priorities and four programmable priorities. When two exceptions of the same priority occur at the same time, the exception with the smaller exception number is executed first.

6.3.3 Error handling

The processor supports only one method of handling hardware errors: HardFault exceptions. HardFault priority is -1, which means only NMI can preempt. HardFault can be triggered by following situations:

Type	Conditions
Memory error	Bus error. A bus error due to the use of an illegal address in the bus transmission.
	An attempt was made to execute the program within the XN region
Program error	Execute an undefined instruction
	Attempt to switch to ARM state
	Unaligned memory access
	Execute the SVC instruction within higher priority exception handling
	The EXC_RETURN value is invalid when performing an exception return
	An attempt was made to execute the BKPT instruction when debugging was not enabled

Table 6-4 HardFault types

The HardFault trigger sources of FM33LC0XX can be queried through registers to help software developers locate the cause of the error.

6.3.4 Lockup

When the processor has another HardFault during HardFault handling, or HardFault occurs during NMI handling, the processor enters a locked state (stops execution) and outputs a LOCKUP signal, at which point the chip automatically resets the processor core rather than waiting for the watchdog to overrun.

6.4 Debug features

Following debug features are supported:

- Halt, resume and single-step execution of the program
- Access to core registers and special registers
- Hardware breakpoint (4)
- Software breakpoint (Unlimited number of BKPT instructions)
- Data watch point (1)
- Dynamic non-intrusive memory access (no need to stop the processor)
- SWD interface

Debugging features of Cortex-M0 are based on ARM CoreSight debugging Architecture. Please refer to CoreSight Technology System Design Guide and ARM Debug Interface Architecture Specification ADIv5.0 to ADIv5.2 for details.

6.4.1 Debug function PIN

FM33LC0XX uses SWD debugging interface. In user mode, at least 4 lines (NRST, GND, SWIO, SWCLK) are needed to realize debugging function. The 2-wire debug pins can be reused as GPIO, and their functions are configured by software selection.

NRST pin is used to reset the chip. Through the cooperation of NRST and SWD, the debugger can halt CPU at the very first instruction.

See The I/O Control section for the use of debug pins.

6.4.2 Watchdog control in debug mode

The watchdog can remain enabled or be disabled in debug mode. Software or Debugger can

configure the watchdog to run or stop with the MCUDBGCR register.

6.4.3 DEBUGreset

The DEBUG part of the kernel is only affected by POR and PDR. Other system reset sources, such as watchdog, pin reset and software reset, will not reset the DAP circuit.

This allows the CPU kernel to be reset by pin reset after the chip is powered on, but the debugger can still communicate with the DAP normally and set breakpoints, and immediately put the CPU into debug mode after the reset is released.

It is recommended that the debugger connect to the kernel during system reset (setting breakpoints at the reset vector).

6.5 Register

Offset	Name	Symbol
DBG(Base address: 0x40000000)		
0x00000004	Debug Configuration Register	DBG_CR
0x00000008	HardFault Flag Register	DBG_HDFR

6.5.1 DEBUGConfiguration register (DBG_CR)

FM33LC0XX extends the MCUDBGCR register to configure watchdog and timer in Debug mode.

The MCUDBGCR register can be overwritten by SWD interface or software.

NAME	DBG_CR							
offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-		AT_STO_P	LPT_ST_OP	GT2_STO_P	GT1_STO_P	-	BT1_STO_P
access	U-0		R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-						WWDT_S_TOP	IWDT_ST_OP
access	U-0						R/W-1	R/W-1

Bit	Name	Description
31:14	-	RFU: Reserved, read as 0
13	AT_STOP	ATIM disable bit in Debug mode (Stop ATIM under Debug Enable) 1: Disable ATIM in Debug mode 0: Not to disable ATIM in Debug mode
12	LPT_STOP	LPTIM32 disable bit in Debug mode (Stop LPTIM32 under Debug Enable) 1: Disable LPTIM32 in Debug mode 0: Not to disable LPTIM32 in Debug mode
11	GT1_STOP	GPTIM1 disable bit in Debug mode (Stop GPTIM1 under Debug Enable) 1: Disable GPTIM1 in Debug mode 0: Not to disable GPTIM1 in Debug mode
10	GT0_STOP	GPTIM0 disable bit in Debug mode (Stop GPTIM0 under Debug Enable) 1: Disable GPTIM0 in Debug mode 0: Not to disable GPTIM0 in Debug mode
9	-	RFU: Reserved, read as 0
8	BT_STOP	BSTIM32 disable bit in Debug mode (Stop BSTIM under Debug Enable) 1: Disable BSTIM32 in Debug mode 0: Not to disable BSTIM32 in Debug mode
7:2	-	RFU: Reserved, read as 0
1	WWDT_STOP	WWDT disable bit in Debug mode (Stop WWDT under Debug Enable) 1: Disable WWDT in Debug mode 0: Not to disable WWDT in Debug mode
0	IWDT_STOP	IWDT disable bit in Debug mode (Stop IWDT under Debug Enable) 1: Disable IWDT in Debug mode 0: Not to disable IWDT in Debug mode

6.5.2 HardFault query register (DBG_HDFR)

NAME	DBG_HDFR							
offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

NAME	DBG_HDFR							
offset	0x00000008							
name	-	DABORT_ADDR_FLAG	DABORT_RESP_FLAG	SVCUNDEF_FLAG	BKPT_FLAG	TBIT_FLAG	SPECIAL_OP_FLAG	HDF_REQUEST_FLAG
access	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Bit	Name	Description
31:7	-	RFU: Reserved, read as 0
6	DABORT_ADDR_FLAG	Address unaligned access error flag, write 1 to clear (Debug Abort Flag for misaligned Address) 1: Address unaligned" access error 0: Address unaligned access was not performed
5	DABORT_RESP_FLAG	Illegal address access error flag, write 1 to clear (Debug Abort Flag for HRESP) 1: An illegal address was accessed in the bus transmission 0: No illegal address was accessed
4	SVCUNDEF_FLAG	Undefined label of SVC instructions, write 1 to clear (SVC undefined instruction Flag) If the SVCall priority is lower than the currently active level, or if HardFault or NMI is active, or PRIMASK is set, the core should treat SVC instructions as though they were UNDEFINED.
3	BKPT_FLAG	Execute the BKPT command flag and write 1 to clear (Break point instruction Flag) 1: Execute the BKPT instruction 0: BKPT instruction is not executed
2	TBIT_FLAG	Thumb-State flag, write 1 to clear (Thumb state Flag) 1: Switch to ARMstate 0: In Thumb-State
1	SPECIAL_OP_FLAG	Special command flag, write 1 to clear (Special OP code Flag) 1: Special instruction executed, such as trying to fetch in the XN region 0: No special instruction is executed
0	HDF_REQUEST_FLAG	Hardfault flag bit, any type of hardfault will set this bit, write 1 to clear (Hardfault Request Flag) 1: Hardfault request 0: No hardfault request

7 Bus and Memories

7.1 System bus

The FM33LC0 bus architecture consists of the following main components:

- 2Masters
 - Cortex-M0
 - DMA controller
- 5Slaves
 - Internal Flash
 - Internal SRAM
 - GPIO controller module
 - System control module
 - AHB-APB bus transfer bridge

The system bus diagram of FM33LC0XX is as follows, including an AHB-Lite bus and an APB bus.




Figure 7-1 System bus diagram

7.2 Memory space allocation

7.2.1 Introduction

The Flash Sector size is 512 bytes, 16 sectors can constitute a Block of 8K bytes.

Flash contains 4 INFO pages, 2 LDT pages, 1 redundant page, and 1 DCT page. Among them, DCT and LDT are reserved and are not available to users. INFO pages are used to hold user configuration Information. All Option pages are logically isolated from the Flash main area.

The address space of FM33LC0XX is allocated as follows (256KB Flash, 24KB RAM):




Figure 7-2 FM33LC04x bus address

128KB Flash + 24KB RAM:




Figure 7-3 FM33LC02x bus address

7.2.2 Peripherals address assignment

The following table lists the address space allocation for all peripherals, each occupying 1KB of address space.

Bus	Range of address	Memory	Peripheral
AHB	0x4000_0C00~0x4000_0FFF	1KB	GPIO
	0x4000_0000~0x4000_03FF	1KB	SCU, PMU, CMU, RMU
	0x4000_0400~0x4000_07FF	1KB	DMA
	0x4000_1000~0x4000_13FF	1KB	NVMIF

	0x5000_0000~0x5001_FFFF	128KB	USB Controller
	0x5002_0000~0x5003_FFFF	128KB	USB packet RAM
	0x0000_0000~0x0003_FFFF	256KB	Flash main array
	0x1FFF_F000~0x1FFF_FFFF	4KB	Flash Option cell array
	0x2000_0000~0x2000_5FFF	24KB	SRAM
	0x4001_0000~0x4001_7FFF	32KB	APB1
	0x4001_8000~0x4001_FFFF	32KB	APB2
APB1	0x4001_0000~0x4001_03FF	1KB	ISO7816
	0x4001_0400~0x4001_07FF	1KB	LPUART0
	0x4001_0800~0x4001_0BFF	1KB	SPI2
	0x4001_0C00~0x4001_0FFF	1KB	LCD
	0x4001_1000~0x4001_13FF	1KB	RTC
	0x4001_1400~0x4001_17FF	1KB	IWDT
	0x4001_1800~0x4001_1BFF	1KB	WWDT
	0x4001_1C00~0x4001_1FFF	1KB	UART0
	0x4001_2000~0x4001_23FF	1KB	UART1
	0x4001_2400~0x4001_27FF	1KB	I2C
	0x4001_2800~0x4001_2BFF		Reserved
	0x4001_2C00~0x4001_2FFF	1KB	RAMBIST
	0x4001_3000~0x4001_33FF		Reserved
	0x4001_3400~0x4001_37FF	1KB	LPTIM32
	0x4001_3800~0x4001_3BFF	1KB	GTIMER0
	0x4001_3C00~0x4001_3FFF	1KB	GTIMER1
APB2	0x4001_8000~0x4001_83FF	1KB	CRC
	0x4001_8400~0x4001_87FF	1KB	LPUART1
	0x4001_8800~0x4001_8BFF		Reserved
	0x4001_8C00~0x4001_8FFF	1KB	SPI1
	0x4001_9000~0x4001_93FF		Reserved
	0x4001_9400~0x4001_97FF		Reserved
	0x4001_9800~0x4001_9BFF		Reserved
	0x4001_9C00~0x4001_9FFF		Reserved
	0x4001_A000~0x4001_A3FF	1KB	UART4
	0x4001_A400~0x4001_A7FF	1KB	UART5
	0x4001_A800~0x4001_ABFF	1KB	SVD,OPA,COMP
	0x4001_AC00~0x4001_AFFF	1KB	ADC
	0x4001_B000~0x4001_B3FF	1KB	ATIM
	0x4001_B400~0x4001_B7FF	1KB	BSTIM32
	0x4001_B800~0x4001_BBFF	1KB	AES
	0x4001_BC00~0x4001_BFFF	1KB	TRNG

Table 7-1 Peripherals address assignment

7.3 RAM

7.3.1 Introduction

The FM33LC0XX contains a 24KB RAM (6K*32), address space range is 0x2000_0000 ~ 0x2000_5FFF, the software can carry out byte, half word, word access to SRAM, CPU and DMA can achieve single-cycle read and write without waiting for SRAM at the maximum system frequency. CPU can also execute program in SRAM. Program code can be imported into SRAM to achieve the highest frequency of wait-free execution.

7.4 Flash

7.4.1 Introduction

FM33LC0XX implements up to 256KB of Flash memory; the array organization includes Page (512B), Sector (2KB).

Main Array contains a total of 512 pages and supports page erase, sector erase and matrix erase.

7.4.2 Special information sector description

In addition of the main array of Flash, there are several special sectors for users to use, the description is as follows:

Area	Description	Use
LDT1	User option data area	User option byte(OPTBYTES)
IF	Information area	4 pages total 2KB, for users to use

7.4.2.1 LDT1 page

LDT1 is the user configuration page that can be modified by user (only by SWD, that is, modified by the user through the programmer).

The bus address of LDT1 is 0x1FFF_FC00~0x1FFF_FDFF; the internal physical address of the Flash is (MCS=1, LDTEN [1:0]=10, ADD=0x0000~0x007F).

AHB addr	Bit[31:16]	Bit[15:0]	Description
0x1FFF_FC00	~OPTBYTES[15:0]	OPTBYTES[15:0]	User option byte low half word
0x1FFF_FC04	~OPTBYTES[31:16]	OPTBYTES[31:16]	User option byte high half word
0x1FFF_FC08		LOCK1	ACLOCK configuration word, control low 16 blocks
0x1FFF_FC0C		LOCK2	ACLOCK configuration word, control high 16 blocks

Table 7-2 Data content definition

OPTBYTES (User option bytes) are defined as follows:

Bitfield	Name	Functional description	Default value
31:24	BTSWPEN	Boot address swapping enable 0x55: Boot swap function allowed Others: Boot swap function forbidden	0xFF
23:20	IWDTSLP	Configure whether IWDT is allowed to stop counting in low-power mode 0xA: Allow to use stopping IWDT counting in Sleep/DeepSleep/RTCBKP mode Others: Forbidden to use stopping IWDT in any mode	0xF
19:16	DFLSEN	Data flashenable 0x5: Enable data flash, the highest 16KB address of main array is defined as data flash Others: Disable data flash	0xF
15:8	ACLKEN	Application code protection enable 0x33: Disable ACLOCK Others: Enable ACLOCK	0x33
7:0	DBRDOPEN	Debug access protection enable 0xAA: No debug protection Others: Enable debug protection	0xAA

Table 7-3 User option byte definition

Note: OPTBYTES can be written by user software or SWD interface for a fresh device. But once ACLKEN or DBRDOPEN is enabled, the user must erase all flash (matrix erase) with SWD before rewriting OPTBYTES.

LOCK configuration byte definition:

Bitfield	Name	Functional description	Default value
31:0	LOCK1	Block Lockword 1, every 2it corresponds to one 8KB Block 11: Unprotected 01,10: Software read-write prohibited, only fetching allowed 00: Software read-write prohibited, only fetching allowed; SWD read-write prohibited LOCK1[1:0]corresponds to Block0(Flashminimum address 8KBspace), LOCK1[31:30]corresponds to Block15 (Flash address space 120~128KB), and so on	0xFFFFFFFF
31:0	LOCK2	Block Lockword 2, every 2it corresponds to one 8KB Block 11: Unprotected 01,10: Software read-write prohibited, only fetching allowed 00: Software read-write prohibited, only fetching allowed; SWD read-write prohibited LOCK2[1:0]corresponds to Block16 (Flash address space 128~136KB), LOCK2[31:30]corresponds to Block31 (Flashaddress space 248~256KB), and so on	0xFFFFFFFF

Table 7-4 LOCK information definition

The address mapping for LOCK bits is shown in the following table:

Address	LOCK bits
0x0000_0000 ~ 0x0000_1FFF	LOCK1[1:0]
0x0000_2000 ~ 0x0000_3FFF	LOCK1[3:2]
0x0000_4000 ~ 0x0000_5FFF	LOCK1[5:4]
0x0000_6000 ~ 0x0000_7FFF	LOCK1[7:6]
0x0000_8000 ~ 0x0000_9FFF	LOCK1[9:8]
0x0000_A000 ~ 0x0000_BFFF	LOCK1[11:10]
0x0000_C000 ~ 0x0000_DFFF	LOCK1[13:12]
0x0000_E000 ~ 0x0000_FFFF	LOCK1[15:14]
0x0001_0000 ~ 0x0001_1FFF	LOCK1[17:16]
0x0001_2000 ~ 0x0001_3FFF	LOCK1[19:18]
0x0001_4000 ~ 0x0001_5FFF	LOCK1[21:20]
0x0001_6000 ~ 0x0001_7FFF	LOCK1[23:22]
0x0001_8000 ~ 0x0001_9FFF	LOCK1[25:24]
0x0001_A000 ~ 0x0001_BFFF	LOCK1[27:26]
0x0001_C000 ~ 0x0001_DFFF	LOCK1[29:28]
0x0001_E000 ~ 0x0001_FFFF	LOCK1[31:30]
0x0002_0000 ~ 0x0002_1FFF	LOCK2[1:0]
0x0002_2000 ~ 0x0002_3FFF	LOCK2[3:2]
0x0002_4000 ~ 0x0002_5FFF	LOCK2[5:4]
0x0002_6000 ~ 0x0002_7FFF	LOCK2[7:6]
0x0002_8000 ~ 0x0002_9FFF	LOCK2[9:8]
0x0002_A000 ~ 0x0002_BFFF	LOCK2[11:10]
0x0002_C000 ~ 0x0002_DFFF	LOCK2[13:12]
0x0002_E000 ~ 0x0002_FFFF	LOCK2[15:14]
0x0003_0000 ~ 0x0003_1FFF	LOCK2[17:16]
0x0003_2000 ~ 0x0003_3FFF	LOCK2[19:18]
0x0003_4000 ~ 0x0003_5FFF	LOCK2[21:20]
0x0003_6000 ~ 0x0003_7FFF	LOCK2[23:22]
0x0003_8000 ~ 0x0003_9FFF	LOCK2[25:24]
0x0003_A000 ~ 0x0003_BFFF	LOCK2[27:26]
0x0003_C000 ~ 0x0003_DFFF	LOCK2[29:28]
0x0003_E000 ~ 0x0003_FFFF	LOCK2[31:30]

Table 7-5 Lock bit and Flash address corresponding table

7.4.2.2 Information3 page

Flash also contains four information pages, in which Information3 is used to control the BootSwap function. The Information3 page address is 0x0004_0600~0x0004_07FF.

With BOOTSWAPEN=0x55 in LDT1, BootSwap can be controlled by the INFO3 lowest address content. When the data is 0x5454_ABAB, the chip swaps the logical address of the lowest two 8KB spaces in Flash (note that ACLOCK is only applied to logical address, not the physical address), thus enabling risk-free upgrading of the boot code.

The schematic diagram of BootSwap is as follows:




Figure 7-4 BootSwap schematic diagram

Its main purpose is to prevent the occurrence of unexpected interruption (power failure, abnormal reset, etc.) when the system is updating the boot code. If the original boot code has been erased at this time, it will lead to the failure of normal operation after the chip is reset.

When the BootSwap function is enabled, it is assumed that the boot code occupies a total space of 8KB from 0000 to 1FFF. When the system is being upgraded, the new boot code should be written into the address of 0x2000~3FFF first, and then swap boot code area.

There are several possible conditions:

- Power off occurs when erasing 2000~3FFF address. Because the original boot code is still present, system will boot using original code after reset
- The chip successfully writes boot Program1, then enables BootSwap and perform a soft reset. System will boot using new boot code after reset
- The chip loses power when erasing boot Program0. Since boot Program1 has already been written, system will boot using new boot code after reset

The recommended upgrading procedure is as follows:

- Update the application program
- To upgrade boot code, write the new boot program into the second 8KB space
- Configure INFO3 to enable BootSwap
- Perform a soft reset and boot from the new Boot program
- Rewrite the second 8KB space to the new application

The remapping of the logical address to the Flash physical address is automatically done by chip, and both software and Debugger can only access to the logical address.

Note: The BootSwap function of IF3 actually only uses the lowest word on this page, and the rest of the address space is open for reading and writing (no specific functions), and software or Debugger can write data at will.

7.4.2.3 Information1~2 page (Debugger only, lockable)

These two information pages are open to users. It can only be modified by SWD, and read-only to software.

The bus address is 0x0004_0200~0x0004_05FF, low address is IF1, high address is IF2, with 1KB in total.

If SWD rewrites the highest address byte to 0x55, the current sector will be prohibited from programming after chip reset. SWD can erase the page and reprogram it.

SWD and software can always read these pages.

7.4.2.4 Information0 page (OTP)

IF0 is an OTP page that can only be programmed once and cannot be erased or modified after programming. The bus address of IF0 is 0x0004_0000~0x0004_01FF, 512 bytes in total.

There is no restriction on reading IF0 pages.

7.4.3 Flash program

7.4.3.1 Introduction

FM33LC0XX supports the following Flash programming methods:

- In system programming (ISP): Chip programming via FMSH dedicated programmer or online simulation, using SWD interface
- In application programming (IAP): Bootloader code can perform self-programming, the user can define any communication interface to realize online upgrade

Flash must be erased before programming. Flash supports three erasing operations: matrix erase, sector erase and page erase.

7.4.3.2 Flash erase clock

RCHF clock is used to perform Flash erase/program, while the system clock can be any clock. The supported RCHF frequencies of programming are 8M, 16M and 24M.

The Flash erase clock is independent of the CPU clock, so it will not affect program operation.

7.4.3.3 Flash erase method

FM33LC0XX supports Flash erase operations, as well as single and continuous programming.

Flash must perform Key verification before erase/program. The key register must be written with correct values, as well as in correct order, right before flash erase/perform operation. Otherwise, an error interrupt will be issued and flash erase/program will not be performed by hardware. When there is a Flash Key authentication error, Flash erase/program is prohibited until next system reset. Writing any value to the KEY register after a normal erase/program operation causes the state machine to return to its original write-protected state.

The state transition is as follows:




Figure 7-5 State transition schematic diagram

The software can check the current Key input status by querying FLSIF.KEYSTA. Please refer to the register description for details.

7.4.3.4 Matrix Erase

Matrix erase operation can only be initiated by SWD interface. The matrix erase operation only erases the main array, and does not erase the special information sector. SWD can initiate matrix erase in manufacturer or user mode, the operation process is as follows:

- Write 10 to ERTYPE register by SWD
- Clear PREQ register by SWD, and then set the EREQ register
- Write the Flash matrix erase Key: 0x9696_9696 and 0x7D7D_7D7D by SWD
- SWD writes erase request 0x1234_ABCD to any Flash address
- Chip starts the matrix erase to Flash and suspends any Master access to Flash
- Interrupt flag and matrix erase flag are set after the matrix erase is finished (The matrix erase flag means that the main array is all erased, and any programming to the main array will clear this flag)
- SWD can modify LDT1 if the matrix erase was performed, otherwise modifying LDT1 is forbidden and will trigger an error interrupt

- After confirming the end of the erasing, the software writes any value to FlashKEY register to restore write-protection

Note: The matrix erase operation can only erase the main array of Flash, and will not affect the special information sector.

7.4.3.5 Sector Erase

Both SWD and application code can perform sector erase. The procedure is as follows:

- Write 10 to ERTYPE register
- Clear the PREQ register and set the EREQ register
- Write the Flash block erase Key: 0x9696_9696 and 0x3C3C_3C3C
- Write erase request 0x1234_ABCD to any address in the sector that needs to be erased
- Chip checks whether the target sector is locked by ACLOCK, starts erasing the target sector if there is no lock, and triggers an error flag if there is a lock
- After sector erasing is complete, set the interrupt flag
- The software writes any value to FlashKEY register to restore write-protection

7.4.3.6 Page Erase

Both SWD and application code can perform page erase. The procedure is as follows:

- Write 00 or 11 to ERTYPE register
- Clear the PREQ register and set the EREQ register
- Write the Flash block erase Key: 0x9696_9696 and 0xEAEE_EAEA
- Write erase request 0x1234_ABCD to any address in the page that needs to be erased
- Chip checks whether the target sector is locked by ACLOCK, starts erasing the target sector if there is no lock, and triggers an error flag if there is a lock
- After sector erasing is complete, set the interrupt flag
- The software writes any value to FlashKEY register to restore write-protection

7.4.3.7 Single word programming

The single programming is initiated by software and write operation is performed directly to Flash through the bus. The smallest unit of programming is 32bit. The procedure is as follows:

- Clear the EREQ register and set the PREQ register
- Clear the multiple word programming enable register
- Write the Flash programming Key: 0xA5A5_A5A5 and 0xF1F1_F1F1

- Write data to the Flash target address, an error flag will be set by hardware if the target address is locked by ACLOCK, and programming will be performed if there is no lock
- The interrupt flag is set after the programming is completed
- The software writes any value to FlashKEY register to restore write protection

7.4.3.8 Multiple words programming

Multiple words programming can program half-sector (256 bytes) to Flash at one time over DMA Memory channels. During multi-word programming the DMA reads data from SRAM, and Flash target address must be aligned to half-sector, which means lowest 6bits of Flash address must be 0. In this way, fixed length of data could be programmed into Flash continuously and efficiently.

During the continuous programming, Flash interface is fully occupied by DMA, so any access from CPU will be halted. The procedure of continuous programming is as follows:


- Clear the EREQ register and set the PREQ register
- Set the multiple word programming enable register (DMA mode enable)
- Write 256 bytes data to RAM
- Configure DMA memory channels, set the transfer direction, read address, and write address
- Enable DMA memory channels
- Write the Flash programming Key: 0xA5A5_A5A5 and 0xF1F1_F1F1
- Software triggers DMA memory channels, which will read RAM 64 times in a row and program Flash
- Chip will check whether the programmed sector is locked by ACLOCK, and if locked an error interrupt will be triggered and DMA will stop programming
- An interrupt is triggered when 256-byte programming is completed, then Flash interface is released
- The software writes any value to FlashKEY register to restore write protection

Note: If Flash erase/program is initiated while CPU is executing from Flash, CPU fetching will be halted until erase/program cycle is finished. If the CPU is executing from RAM, Flash erase/program will not halt CPU execution. During Flash erase/program, if user still wants to respond to interrupts in time, it is recommended to remap vector table into RAM.

7.4.3.9 BootSwap

Main purpose of BootSwap is to prevent the occurrence of unexpected interruption (power failure, abnormal reset, etc.) when the system is updating the boot code. If the original boot code has been erased at this time, it will lead to the failure of normal operation after the chip is reset.

BootSwap diagram is shown as follows:




When the BootSwap function is enabled, it is assumed that the boot code occupies a total space of 8KB from 0000 to 1FFF. When the system is being upgraded, the new boot code should be written into the address of 0x2000~3FFF first, and then swap boot code area.


There are several possible conditions:

- Power off occurs when writing 2000~3FFF address. Because the original boot code is still present, system will boot using original code after reset
- The chip successfully writes boot Program1, then enables BootSwap and perform a soft reset. System will boot using new boot code after reset
- The chip loses power when erasing boot Program0. Since boot Program1 has already been written, system will boot using new boot code after reset

Another BootSwap application is shown in the figure below. In order to ensure reliable update of boot code, the 2nd 8KB physical space is used as a backup of the original Boot program. If an abnormal power loss occurs during programming, BootSwap will be triggered:



If there is no abnormal power loss during the Boot program update, soft reset can be skipped, and no swap is needed. Instead, BootSwap can be enabled before the original Boot program is modified, and BootSwap can be disabled after successful update:



The recommended boot code updating procedure is as follows:

- Update application program
- Write the new boot program to a second 8KB space
- Configure the information block, enable BootSwap
- Perform a soft reset, execute the new boot program after reboot
- Rewrite the second 8KB space to the new application

Register flag (FLSIF.BTSF) is used to indicate whether the current Boot area is physically located in 1st 8KB or 2nd 8KB. Application code can use this flag to determine the current boot status.

7.4.4 Data Flash

After the user configures OPTBYTES to enable DFLSEN, FM33LC0XX will open 16KB data flash to users for data storage. After the data flash is enabled, the flash capacity of different models of products are divided as shown in the following table:

Model	Data flash size	Data flash address	Program flash size
FM33LC04x	16KB	0x0003_C000~0x0003_FFFF	240KB
FM33LC02x	16KB	0x0001_C000~0x0001_FFFF	112KB

When the data flash is enabled, the corresponding program flash space will be reduced by 16KB. Data flash is always located at the highest 16KB of the flash logical address space.

Data flash and program flash have no difference in access rights, and are also controlled by DBRDP and ACLOCK. But when the chip performs a matrix erase operation, the data flash will not be erased. When the data flash is not enabled, all data in the main array will be erased when the chip executes a matrix erase.

Note: With data flash enabled, the chip's matrix erasing time is significantly increased. For the 256KB capacity model, the matrix erasing time is increased from 8ms to 240ms, and for the 128KB capacity model, the time is increased from 8ms to 112ms.

7.4.5 Flash memory protection

Flash memory protection can be used to protect user code, user data and user configuration information in Flash from being read and tampered with by an unauthorized third party.

Flash Protection includes two types: DBRDP-DeBug ReAd Protection and ACLOCK-Application Code Block Locking. Flash protection is controlled via OPTBYTES in LDT1.

7.4.5.1 Debug interface protection (DBRDP)

The primary purpose of DBRDP is to prevent unauthorized access to the Flash content through the Debug interface.

DBRDP is enabled or disabled by the DBRDPEN configuration word in LDT1 sector (0xAA means DBRDP is disabled, which is default state of a fresh device). When DBRDP is enabled, the Flash main array cannot be read or erased through the SWD interface, and the RAM cannot be accessed through the SWD interface.

Ways to exit DBRDP: After the matrix erase of the flash is completed through SWD, SWD can

rewrite OPTBYTES to disable DBRDP at will, and then reset the chip. After the reset is completed, the chip will be in a non-debug protection state.

7.4.5.2 Application code lock (ACLOCK)

The main purpose of ACLOCK is to prevent any unauthorized reading or tempering to the application code in Flash from hacking code. With the ACLOCK function, you can set some part of Flash as fetch-only, any read-as-data or modifying are prohibited.

ACLOCK works in the granularity of 8KB. The whole Flash contains 32 Blocks with 2bit LOCK information for each Block. The default LOCK word is 0xFFFF_FFFF for a fresh device, which is unprotected. When the corresponding LOCK bits are set to 01 or 10, this Block can only be fetched by CPU. When the corresponding LOCK bits are 00, both CPU and SWD are prohibited to read or modify the Block. ACLOCK function is disabled by default. The user needs to enable ACLOCK through the programmer, and the user code should conform to the ACLOCK configuration when compiling (for example, literal pool cannot be compiled to the locked Block).

Functions of ACLOCK:

- No protection: All blocks allow CPU to fetch, read, and modify. No restriction on SWD access.
- Read-write protection: Specified blocks allow CPU to fetch only, read & modify by CPU and DMA is prohibited. No restriction on SWD access.
- Software and SWD protection: Specified blocks allow CPU to fetch only, read & modify by CPU, DMA and SWD is prohibited.

The relationship between LOCK bit and Block access permissions is shown in the following table:

LOCK bit	CPU read	CPU fetch	SWDread and erase/program
11	√	√	√
01/10	✗	√	√
00	✗	√	✗

Table 7-6LOCK bit permission definition

ACLOCK information is loaded into registers after system reset. These registers can also be set by software, but cannot be cleared by software (it is only possible for software to escalate the protection level).

LOCK register contents are invalid when ACLOCK is not enabled.

Note: ACLOCK is independent of DBRDP for each Block in Flash. For SWD interfaces, DBRDP has higher priority than ACLOCK, that is, after DBRDP is enabled, SWD cannot access Flash regardless of whether ACLOCK is enabled or not.

It is forbidden to use ACLOCK to disable the read permission of 1st block. Since the MSP pointer must be read from address 0 after the CPU is reset, ACLOCK will cause the CPU to fail to start normally.

Exit ACLOCK: Full-space matrix erase must be performed by SWD. After matrix erasing, SWD can modify OPTBYTES to disable ACLOCK, and then reset the chip. After reset, ACLOCK is unactivated.

7.4.5.3 Flash access authorization description

Flash space access authorization allocation:

Flash area	DBRDP	LOCK bits (per Block) ^[3]	Last byte in page	SWD	Application
Main array	ON	00	x	-	R/E/W/F
		01	x	-	Block fetch only
		10/11	x	-	Block fetch only
	OFF	00	x	R/E/W	R/E/W/F
		01	x		Block fetch only
		10/11	x	Block cannot be accessed	Block fetch only
LDT1	ON	x	x	R ^[2]	R
	OFF	x	x	R/E/W	R
IF3	x	x	x	R/E/W	R/E/W
IF2,1,0	x	x	55	R/E	R
			others	R/E/W	R

Table 7-7 Flash access authorization table

Note:

[1] R: Read, E: Erase, W: Write, F: Fetch

[2] LDT1 erase can be performed after matrix erase

[3] ACLOCKEN is assumed to be valid in the above description. If ACLOCKEN is disabled, LOCK bits have no effect.

7.5 Register

Offset	Name	Symbol
FLS (base address: 0x40001000)		
0x00000000	Flash Read Control Register	FLS_RDCR
0x00000004	Flash Prefetch Control Register	FLS_PFCR
0x00000008	Flash Option Bytes Register	FLS_OPTBR
0x0000000C	Flash Application Code Lock Register1	FLS_ACLOCK1
0x00000010	Flash Application Code Lock Register2	FLS_ACLOCK2
0x00000014	Flash Erase/Program Control Register	FLS_EPCR
0x00000018	Flash Key Register	FLS_KEY
0x0000001C	Flash Interrupt Enable Register	FLS_IER
0x00000020	Flash Interrupt Status Register	FLS_ISR

7.5.1 Flash Read Control Register (FLS_RDCR)

NAME	FLS_RDCR							
offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	WAIT							
bit	Name	Description						
31:2	-	RFU:Reserved, read as 0						
1:0	WAIT	FlashWait Cycles Config 00/11:0 wait cycle 01:1 wait cycle 10:2 wait cycles When the system frequency is less than or equal to 24MHz, there is no need to insert wait cycle. If the system frequency is greater than 24MHz and less than 48MHz, insert 1 wait; if the system frequency is greater than 48MHz, insert 2 waits.						

Bit	Name	Description
31:2	-	RFU:Reserved, read as 0
1:0	WAIT	FlashWait Cycles Config 00/11:0 wait cycle 01:1 wait cycle 10:2 wait cycles When the system frequency is less than or equal to 24MHz, there is no need to insert wait cycle. If the system frequency is greater than 24MHz and less than 48MHz, insert 1 wait; if the system frequency is greater than 48MHz, insert 2 waits.

7.5.2 Flash Prefetch Control Register (FLS_PFCR)

NAME	FLS_PFCR							
offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	PRFTEN							
bit	U-0							

Bit	Name	Description
31:1	-	RFU: Reserved, read as 0
0	PRFTEN	Instruction Prefetch Enable 1: Enable Prefetch 0: Disable Prefetch Prefetch is only effective when flash wait cycle is not 0.

7.5.3 Flash Option Bytes Register (FLS_OPTBR)

NAME	FLS_OPTBR								
offset	0x00000008								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	IWDTSL P	-							
access	R-0	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	-				IF2LOCK	IF1LOCK	-		
access	U-0				R-0	R-0	U-0		
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name	-				DFLSEN	BTSEN			
access	U-0				R-0	R-01			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name	-				ACLOCKEN	DBRDOPEN			
access	U-0				R-01	R-01			

Bit	Name	Description
31	IWDTSLP	IWDT Sleep Enable 1: Allows the application to suspend IWDT counting in Sleep mode

Bit	Name	Description
		0: Prohibit the application from suspending IWDT counting in Sleep mode
30:19	-	RFU: Reserved, read as 0
18	IF2LOCK	Information2 Lock Flag (IF2 Lock Enable) 0: Unlock 1: Locked, software cannot modify this page
17	IF1LOCK	Information1 Lock Flag (IF1 Lock Enable) 0: Unlock 1: Locked, software cannot modify this page
16:11	-	RFU: Reserved, read as 0
10	DFLSEN	DataFlash Enable 0: No data flash 1: Have data flash
9:8	BTSEN	BootSwap Enable 00/01/11: Disable BootSwap 10: Enable BootSwap
7:4	-	RFU: Reserved, read as 0
3:2	ACLOCKEN	AppCode Lock Enable 00/01/11: ACLOCK disable 10: ACLOCK enable
1:0	DBRDOPEN	Debug Port Read Protection Enable 00/01/11: DBRDP disable 10: DBRDP enable

7.5.4 ACLOCK register1 (FLS_ACLOCK1)

NAME	FLS_ACLOCK1							
offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	LOCK1[31:24]							
access	R/W-1111 1111							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	LOCK1[23:16]							
access	R/W-1111 1111							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	LOCK1[15:8]							
access	R/W-1111 1111							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	LOCK1[7:0]							
access	R/W-1111 1111							

Bit	Name	Description
31:0	LOCK1	ACLOCK lower 32 LOCK bits, which is used to control the Block15~Block0 respectively. Each Block is 8KB size, and each Block uses 2bits for access control.(Lock bits) 11: The current Block allows SWD and software to read and write 01/10: The current Block allows SWD to read and write, prohibits the software from reading and writing, and the

Bit	Name	Description
		<p>software can fetch 00: The current Block prohibits SWD & software from reading and writing, and the software can only fetch</p> <p>Software can only write 0 to these bits, write 1 is ignored.</p>

7.5.5 ACLOCK register2 (FLS_ACLOCK2)

NAME	FLS_ACLOCK2							
offset	0x00000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	LOCK2[31:24]							
access	R/W-1111 1111							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	LOCK2[23:16]							
access	R/W-1111 1111							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	LOCK2[15:8]							
access	R/W-1111 1111							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	LOCK2[7:0]							
access	R/W-1111 1111							

Bit	Name	Description
31:0	LOCK2	<p>ACLOCK higher 32 LOCK bits, which is used to control the Block31~Block16 respectively. Each Block is 8KB size, and each Block uses 2bits for access control.(Lock Bits)</p> <p>11: The current Block allows SWD and software to read and write</p> <p>01/10: The current Block allows SWD to read and write, prohibits the software from reading and writing, and the software can fetch</p> <p>00: The current Block prohibits SWD & software from reading and writing, and the software can only fetch</p> <p>Software can only write 0 to these bits, write 1 is ignored.</p>

7.5.6 Flash Erase/Program Control Register (FLS_EPCR)

NAME	FLS_EPCR							
offset	0x00000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							

access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	ERTYPE							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	PREQ							
access	U-0							
bit	R/W-0							
name	REQ							
access	R/W-0							

Bit	Name	Description
31:10	-	RFU:Reserved, read as 0
9:8	ERTYPE	FlashErase Type 00/11:Page Erase 01:Sector Erase 10:Chip Erase (SWD only)
7:2	-	RFU:Reserved, read as 0
1	PREQ	Program Request Set by software, cleared by hardware after programming is finished
0	EREQ	Erase Request Set by software, cleared by hardware after erasing is finished

7.5.7 Flash Key Register (FLS_KEY)

NAME	FLS_KEY							
offset	0x000000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	KEY[31:24]							
access	W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	KEY[23:16]							
access	W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	KEY[15:8]							
access	W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	KEY[7:0]							
access	W-0000 0000							

Bit	Name	Description
31:0	KEY	Flash Key Input Register Software or SWD must correctly write a valid Key sequence into this address to initiate erase/program

7.5.8 Flash Interrupt Enable Register (FLS_IER)

NAME	FLS_IER							
offset	0x0000001C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-				OTPIE	AUTHIE	KEYIE	CKIE
access	U-0				R/W-0	R/W-0	R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-						PRDIE	ERDIE
access	U-0						R/W-0	R/W-0

Bit	Name	Description
31:12	-	RFU: Reserved, read as 0
11	OTPIE	OTP Program Error Interrupt Enable, 1 enable
10	AUTHIE	Flash Authentication Error Interrupt Enable, 1 enable
9	KEYIE	Flash Key Error Interrupt Enable, 1 enable
8	CKIE	Erase/Program Clock Error Interrupt Enable, 1 enable
7:2	-	RFU: Reserved, read as 0
1	PRDIE	Program Done Interrupt Enable, 1 enable
0	ERDIE	Erase Done Interrupt Enable, 1 enable

7.5.9 Flash Interrupt Status Register (FLS_ISR)

NAME	FLS_ISR							
offset	0x00000020							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-				KEYSTA			BTSF
access	U-0				R-000			R-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-				OTPER R	AUTHER R	KEYERR	CKERR
access	U-0				R/W-0	R/W-0	R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-						PRD	ERD
access	U-0						R/W-0	R/W-0

Bit	Name	Description
31:20	-	RFU: Reserved, read as 0
19:17	KEYSTA	Flash Key Input Status 000: Flash write-protect status, noKEY entered 001: Matrix erase unlocked state 010: Page erase unlocked state 011: Programming unlocked state 100: Locked state caused by KEY error. Reset is required to unlock. 101/110/111: RFU
16	BTSF	BootSwap Flag Register 0: The boot area is Flash physical address 0000H~1FFFH 1: The boot area is Flash physical address 2000H~3FFFH
15:12	-	RFU: Reserved, read as 0
11	OTPERR	OTP Program Error Flag. Write 1 to clear. 1: Try to program the OTPbytes that have been programmed 0: No OTPprogramming error
10	AUTHERR	Flash Authentication Error Flag. Set when reading or erasing a LOCK block, write 1 to clear. 1:Flash access error 0: No Flashaccess error
9	KEYERR	Flash Key Error Flag, write 1 to clear
8	CKERR	Erase/Program Clock Error Flag, CKERR interrupts are triggered if RCHF is not enabled while writing Flash with NVMIF, write 1 to clear
7:2	-	RFU: Reserved, read as 0
1	PRD	Program Done Flag, hardware set, write 1 to clear
0	ERD	Erase Done Flag, hardware set, write 1 to clear

8 Reset management unit (RMU)

8.1 Introduction

Main features:

- Support multiple reset sources, such as POR, PDR, WDG reset, software reset, pin reset, etc
- BOR monitoring main power supply
- BOR power-on reset typical release voltage is 1.8V
- BOR power-down reset with programmable reset voltage: 1.75/1.7/1.65/1.6V, can be disabled by software
- Ultra-low-power PDR with programmable reset voltage: 1.25/1.35/1.4/1.5V
- Filtering and delay function to ensure robust system reset

During system reset phase, all registers are restored to their default values (except RTC internal registers);

After exiting system reset, the MCU uses internal high speed RC oscillator (RCHF, default frequency of 8MHz) as the system clock by default.

8.2 Block diagram




Figure 8-1 Reset block diagram

8.3 Powe-on reset and power-down reset

The power-on and power-down reset circuit monitors the VDD supply, which consists of BOR and ultra-low-power PDR. The BOR provides accurate threshold voltage with a relative high current consumption. When accurate power-down reset is not mandatory, it is recommended to disable BOR by software and keep PDR enabled for power-down reset.

The power-on reset signal is effective during VDD power on. When VDD voltage exceeds V_{BOR} , the power-on reset is released. When VDD falls to V_{PDR} , power-down reset is activated. Filtering and delay function is implemented to avoid reset bounce when there are glitches on VDD supply.

The power-on reset voltage threshold of V_{BOR} is fixed at 1.8V, while the power-down reset voltage threshold of BOR and PDR can be programmed by software.




Figure 8-2 Power-on/power-down reset diagram

Note: When the chip sleeps, if you want to keep the high-precision BOR power-down reset work, you must keep VREF1p2 enabled.

8.4 Independent watchdog (IWDT)

The independent watchdog is used to monitor the operation of the system. If the CPU runs abnormally and cannot clear the watchdog regularly, the watchdog will generate a global reset signal after overflow and restart the system to avoid system lock. Please refer to the IWDT section for details.

8.5 Window watchdog (WWDT)

The watchdog with window is a watchdog that runs synchronously with CPU. Its purpose is to monitor the running state of CPU in real time and reset the whole chip in case of abnormal operation of CPU to avoid unexpected consequences. Please refer to the IWDT section for details.

8.6 Software reset

Soft reset is initiated by the CPU writing 0x5C5C_AABB to the SOFTRST register.

8.7 NRST pin reset

NRST is a dedicated reset input pin. After NRST is kept at low level for more than 8ms, the chip will enter system reset, but the DEBUG logic will not be reset. If the chip is in low power mode, effective NRST will reset the chip and take MCU out of the low power mode.

8.8 Register

Offset	Name	Symbol
RMU(Base address: 0x4001A800)		
0x00000000	PDR Control Register	RMU_PDRCR
0x00000004	BOR Control Register	RMU_BORCR

8.8.1 PDR control register (RMU_PDRCR)

Name	RMU_PDRCR							
Offset	0x00000000							
Bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
Name	-							
Access	U-0							
Bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
Name	-							
Access	U-0							
Bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
Name	-							
Access	U-0							
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	-				CFG		EN	
Access	U-0				R/W-11		R/W-1	

Bit	Name	Description
31:3	-	RFU: Reserved, read as 0
2:1	CFG	Ultra-low-power PDR threshold configuration 00: 1.5V 01: 1.25V 10: 1.35V 11: 1.4V (Default)
0	EN	Ultra-low-power PDR enable 0: disable 1: enable

8.8.2 BOR control register (RMU_BORCR)

Name	RMU_BORCR							
Offset	0x00000004							
Bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
Name	-							
Access	U-0							
Bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
Name	-							

Access	U-0							
Bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
Name	-							
Access	U-0							
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	-			CFG			OFF_BO_R_1P0	OFF_BO_R_1P2
Access	U-0				R/W-01		R/W-1	R/W-0

Bit	Name	Description
31:4	-	RFU: Reserved, read as 0
3:2	CFG	BOR power-down reset voltage configuration 00: 1.7V 01: 1.6V (default) 10: 1.65V 11: 1.75V
1	OFF_BOR_1P0	BORpower-on reset enable, OFF BOR 1V enable 0: Enable BOR power-on reset 1: Disable BOR power-on reset
0	OFF_BOR_1P2	BOR power-down reset enable, OFF BOR 1.2V enable 0: Enable BOR power-down reset 1: Disable BOR power-down reset Attention, enable OFF_BOR_1P2 must be ensured in VREF_EN set

9 Independent watchdog (IWDT)

9.1 IWDT introduction

The independent watchdog is used to monitor system operation. If the CPU runs abnormally and cannot feed watchdog at regular intervals, the watchdog generates a global reset signal after overflow to restart the system.

The independent watchdog is automatically activated after the chip is powered on and cannot be disabled by software.

For debugging purposes, the IWDT is deactivated under the following conditions.

- When the chip is in debug mode, the software can suspend the IWDT during debug by configuring the MCUDBGCR register
- When IWDTSLP in OPTBYTES is valid, the software can suspend IWDT counting in sleep mode

The IWDT core is a 12bit up counter that increments from 0 after reset and triggers an IWDT reset when it reaches 0xFFFF. The IWDT reset is a global reset and has the same effect as power-up and power-down reset.

The IWDT operates with LSCLK. Thanks to LFDET circuit, LSCLK will keep working even when XTLF fails. A divided by 128 prescaler is implemented before 12bit up counter.

IWDT supports programmable window function, the software can only clear the dog in the allowed window, and the clear dog outside the window will trigger the IWDT reset.

9.2 IWDT block diagram




Figure 9-1 IWDT block diagram

9.3 IWDT function description

The watchdog should use a shorter overflow period when the CPU is running normally, while in low power modes such as SLEEP/DEEPSLEEP, the watchdog should use a longer overflow period in order to keep the chip in low power mode for as long as possible.

To fulfill different application requirements, software can modify the IWDT's overflow period configuration in real time. To avoid unpredictable consequences of improper operation, software should follow the following procedure when updating the overflow period configuration.

- Ensure that the watchdog is running
- Feed watchdog
- Rewrite the IWDT_CFGR register to select the appropriate overflow period
- Read IWDT_CFGR and make sure it is written correctly
- The overflow period is updated and the CPU is running normally

IWDT uses LSCLK to work. The internal prescaler is 128. The overflow length of the counter after the frequency division can be configured from 1~4096 (8 available gears in total). The overflow period can be calculated as follows:

$$t_{WWDT} = T_{LSCLK} * 128 * IWDTOVP$$

LSCLKfrequency	Overflow length configuration	Overflow period (ms)
32768Hz	32	125
	64	250
	128	500
	256	1000
	512	2000
	1024	4000
	2048	8000
	4096	16000

Table 9-1 IWDT overflow periodic table

9.4 IWDT window function

IWDT supports programmable clear dog window function. The IWDT_WIN register is used to define the allowed dog-clearing window. Only when the counter count value is greater than or equal to the value of IWDT_WIN, the dog-clearing operation is legal. Clearing the dog outside the window will directly initiate an IWDT reset.

After the chip is reset, IWDT_WIN is all 0, which means that the software is allowed to clear the dog at any position by default.

The software can modify the IWDT_WIN register in real time while the IWDT is running. When the

software clears the dog, it must read and confirm whether the current count value is within the allowed range of dog clearing.

When the IWDT count value enters the clear dog window, IWDT will trigger an interrupt flag register to notify the software that the current count value has entered the clear dog window.




Figure 9-2 IWDT window diagram

9.5 IWDT freeze

The user can configure through OPTBYTES whether to allow IWDT to freeze counting in sleep mode.

When the IWDTSLP in OPTBYTES is valid and the software sets the IWDT_FREEZE register, when the chip enters Sleep/DeepSleep mode, the IWDT count value is automatically frozen (note that IWDT is not turned off, but the count value keeps the current value and no longer increments).

9.6 Register

Offset	Name	Symbol
IWDT(Base address: 0x40011400)		
0x00000000	IWDT Service Register	IWDT_SERV
0x00000004	IWDT Config Register	IWDT_CR
0x00000008	IWDT Counter Register	IWDT_CNT
0x0000000C	IWDT Window Register	IWDT_WIN
0x00000010	IWDT Interrupt Enable Register	IWDT_IER
0x00000014	IWDT Interrupt Status Register	IWDT_ISR

9.6.1 IWDT serve register (IWDT_SERV)

Name	IWDT_SERV							
Offset	0x00000000							
Bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
Name	SERV[31:24]							
Access	W-0000 0000							
Bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
Name	SERV[23:16]							
Access	W-0000 0000							
Bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
Name	SERV[15:8]							
Access	W-0000 0000							
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	SERV[7:0]							
Access	W-0000 0000							

Bit	Name	Description
31:0	SERV	IWDT is turned off by default after power-on reset. Software writes 0x1234_5A5A to this register and then starts IWDT. After that, IWDT cannot be turned off until the next chip reset. After IWDT is started, the software will clear the dog when writing 0x1234_5A5A to this address (IWDT Service Register, write only)

9.6.2 IWDT config register (IWDT_CR)

Name	IWDT_CR							
Offset	0x00000004							
Bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
Name	-							
Access	U-0							
Bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
Name	-							
Access	U-0							
Bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8

Name	-				FREEZE	-		
Access	U-0				R/W-0	U-0		
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	-				OVP			
Access	U-0				R/W-001			

Bit	Name	Description
31:12	-	RFU: Reserved, read as 0
11	FREEZE	IWDT sleep freezes, only works when the IWDTSLP configuration in OPTBYTES is valid (Freeze in Sleep Enable) 1: Sleep/DeepSleep mode, freeze IWDT count 0: Sleep/DeepSleep mode, keep IWDT running
10:3	-	RFU: Reserved, read as 0
2:0	OVP	Configure IWDT overflow period 000: 125ms 001: 250ms 010: 500ms 011: 1s 100: 2s 101: 4s 110: 8s 111: 16s

9.6.3 IWDT counter register (IWDT_CNT)

Name	IWDT_CNT							
Offset	0x00000008							
Bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
Name	-							
Access	U-0							
Bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
Name	-							
Access	U-0							
Bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
Name	-				CNT[11:8]			
Access	U-0				R-0000			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	CNT[7:0]							
Access	R-0000 0000							

Bit	Name	Description
31:12	-	RFU: Reserved, read as 0
11:0	CNT	IWDT Counter Value, read only Due to the asynchronous relationship between the counter working clock and the APB bus, the software should read the count value more than twice in a row, and it is considered a stable result when the value is the same

9.6.4 IWDT window register (IWDT_WIN)

Name	IWDT_WIN							
Offset	0x0000000C							
Bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
Name	-							
Access	U-0							
Bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
Name	-							
Access	U-0							
Bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
Name	-				WIN[11:8]			
Access	U-0				R/W-0000			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	WIN[7:0]							
Access	R/W-0000 0000							

Bit	Name	Description
31:12	-	RFU: Reserved, read as 0
11:0	WIN	IWDT window register

9.6.5 IWDT interrupt enable register (IWDT_IER)

Name	IWDT_IER							
Offset	0x00000010							
Bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
Name	-							
Access	U-0							
Bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
Name	-							
Access	U-0							
Bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
Name	-							
Access	U-0							
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	-							IE
Access	U-0							R/W-0

Bit	Name	Description
31:1	-	RFU: Reserved, read as 0
0	IE	IWDT interrupt enable 0: Disabled interrupt 1: Enable interrupt

9.6.6 IWDT interrupt status register (IWDT_ISR)

Name	IWDT_ISR							
Offset	0x000000014							
Bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
Name	-							
Access	U-0							
Bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
Name	-							
Access	U-0							
Bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
Name	-							
Access	U-0							
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	-							
Access	U-0							

Bit	Name	Description
31:1	-	RFU: Reserved, read as 0
0	WINF	IWDT enters window flag, write 1 to clear 0:No interruption 1: The counting value enters the IWDT cleaning window IWDT enters the window interrupt flag, write 1 to clear

10 Window watchdog (WWDT)

10.1 Introduction

The window watchdog is synchronous to CPU, which will reset the whole chip when program fails to feed WWDT in time.

WWDT is disabled by default after the chip is powered on. After the software starts WWDT, it cannot be disabled again until the next reset. WWDT is stopped under sleep mode.

WWDT uses APBCLK with an internal prescaler circuit to guarantee synchronous operation with CPU.

WWDT generates a system reset in the following conditions:

- Counter overflow
- Write a value other than 0xAC to the WWDT reset register (can be used to trigger a soft reset)
- Write 0xAC to the WWDT reset register during the window closed period

A warning interrupt is triggered when the counter reaches 75% of the overflow period.

10.2 WWDT block diagram




Figure 10-1 WWDT block diagram

10.3 WWDT functional description

After a chip reset, WWDT is disabled by default. WWDT is started by writing 0x5A to the WWDTCON register. If 0xAC is written to WWDTCON after WWDT is started, it will clear the counter. WWDT cannot be disabled once enabled until the next reset.

WWDT operates on APBCLK with an internal prescaler of 4096, the overflow period of the counter can be configured from 1 to 1024 (8 available steps in total). The overflow time period is calculated as follows:

$$t_{WWDT} = T_{APBCLK} * 4096 * N_{CFG}$$

The following table shows calculation examples.

APBCLK freq	Overflow period configuration	Overflow time (ms)
48MHz	1	0.085
	4	0.341
	16	1.365
	64	5.461
	128	10.922
	256	21.845
	512	43.69
	1024	87.38
32MHz	1	0.128
	4	0.512
	16	2.048
	64	8.192
	128	16.384
	256	32.768
	512	64.536
	1024	131.072
16MHz	1	0.256
	4	1.024
	16	4.096
	64	16.384
	128	32.768
	256	65.536
	512	129.072
	1024	262.144
8MHz	1	0.512
	4	2.048
	16	8.192
	64	32.768
	128	65.536
	256	131.072
	512	258.144

APBCLK freq	Overflow period configuration	Overflow time (ms)
	1024	524.288

Table 10-1 WWDT overflow periodic table

The counter must be cleared in a limited window (2nd half of the period). Otherwise, a reset is generated. Software should read counter value before feeding watchdog.




Figure 10-2 Window watchdog timing diagram

10.4 Register

Offset	Name	Symbol
WWDT(Base address: 0x40011800)		
0x00000000	WWDT Control Register	WWDT_CR
0x00000004	WWDT Config Register	WWDT_CFGR
0x00000008	WWDT Counter Register	WWDT_CNT
0x0000000C	WWDT Interrupt Enable Register	WWDT_IER
0x00000010	WWDT Interrupt Status Register	WWDT_ISR
0x00000014	WWDT Prescaler Register	WWDT_PSC

10.4.1 WWDT Control Register (WWDT_CR)

NAME	WWDT_CR							
Offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	CON							
access	W-0000 0000							

Bit	Name	Description
31:8	-	Reserved, read as 0
7:0	CON	Write 0x5A to enable WWDT Write 0xAC to clear WWDT

10.4.2 WWDT Config Register (WWDT_CFGR)

NAME	WWDT_CFGR							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							

bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name			-				CFG	
access			U-0				R/W-011	

Bit	Name	Description
31:3	-	Reserved, read as 0
2:0	CFG	WWDT overflow period. The default overflow period is approximately 32ms as the system clock defaults to 8Mhz after power up 000: $T_{PCLK} * 4096 * 1$ 001: $T_{PCLK} * 4096 * 4$ 010: $T_{PCLK} * 4096 * 16$ 011: $T_{PCLK} * 4096 * 64$ 100: $T_{PCLK} * 4096 * 128$ 101: $T_{PCLK} * 4096 * 256$ 110: $T_{PCLK} * 4096 * 512$ 111: $T_{PCLK} * 4096 * 1024$

10.4.3 WWDT Counter Register (WWDT_CNT)

NAME	WWDT_CNT							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name				-				
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name				-				
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name				-			CNT[9:8]	
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name				CNT[7:0]				
access	R-0000 0000							

Bit	Name	Description
31:10	-	Reserved, read as 0
9:0	CNT	WWDT Counter value,read only

10.4.4 WWDT Interrupt Enable Register (WWDT_IER)

NAME	WWDT_IER							
Offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name				-				
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16

name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	U-0							
								R/W-0

Bit	Name	Description
31:1	-	Reserved, read as 0
0	IE	WWDT Interrupt Enable 0: Disable Interrupt 1: Enable Interrupt

10.4.5 WWDT Interrupt Status Register (WWDT_ISR)

NAME	WWDT_ISR							
Offset	0x000000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	NOVF							
	U-0							
								R/W-0

Bit	Name	Description
31:1	-	Reserved, read as 0
0	NOVF	WWDT count to 75%interrupt flag, cleared by software writing 1 0: No interruption 1: Interrupt Flag

10.4.6 WWDT Prescaler Register (WWDT_PSC)

NAME	WWDT_PSC							
Offset	0x00000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							

NAME	WWDT_PSC							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-				DIV_CNT[11:8]			
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DIV_CNT[7:0]							
access	R-0000 0000							

Bit	Name	Description
31:12	-	Reserved, read as 0
11:0	DIV_CNT	WWDT prescaler Divider Counter, read only

11 Clock manage unit (CMU)

11.1 Introduction

The chip contains a 32.768KHz low frequency crystal oscillator (XTLF), a 4~32MHz high frequency crystal oscillator (XTHF), a high frequency RC oscillator (RCHF) up to 24MHz, a 32KHz low power internal RC oscillator (LPOSC), a 4MHz low power RC oscillator, and a phase-lock-loops (PLL). Clock management unit (CMU) integrates these clocks to generate operating clocks for CPU and peripherals.

Features:

- Multiple clock sources can be selected for the system clock
- Clocks can be switched on-the-fly during system operation
- Fail detection for XTLF
- Independent operating clocks for certain peripherals (decoupled from CPU and bus clocks)
- System frequency up to 64MHz

11.2 Clock tree




Figure 11-1 Clock tree diagram

The peripheral clocks (SYSCLK) can be generated from XTLF, RCHF, LPOSC, PLL, XTHF, RCMF and their divided clocks. By default, 8MHz RCHF is used as the system clock after power-up. The clock of each peripheral can be controlled separately. APBCLK is divided from AHBCLK and is used to drive low speed peripherals.

11.2.1 Introduction for SYSCLK switching

SYSCLK is the main clock of the system. Bus clocks such as AHBCLK and APBCLK and the clock required for CPU operation can be obtained from SYSCLK.

When SYSCLK selects any clock source, the hardware must check whether the corresponding clock source is turned on. If the clock source is not enabled, the software switching operation is invalid, the SYSCLKSEL register will not be rewritten, and the clock switching will not occur.

Target clock	Switching condition
RCHF	RCHFisenabled
RCMF	RCMFisenabled
XTHF	XTHF isenabled and does not fail
PLL	PLLis enabled, and: 1, If the PLL reference clock is XTHF, XTHF must be enabled and does not fail 2, If the PLL reference clock is RCHF,RCHF must be enabled
XTLF	XTLFis enabled and does not fail
USB BCK	USB BCKmodule is enabled (Only USB series models support)

Table 11-1 System clock switching conditions

11.2.2 Introduction for main clocks

Name	Source	Description
LSCLK	XTLF, LPOSC	32KHzlow frequency system clock, automatically switched to LPOSC when XTLF fails Mainly used for RTC,IWDT, pin filtering, SVD,LCD
SYSCLK	RCHF, PLL,LSCLK, XTHF, RCMF, USB_BCK	32K~64MHz,AHBCLK is the synchronous or divided version of SYSCLK
HCLK(AHBCLK)	SYSCLK	AHBbus clock driving CPU, RAM, Flash and high-speed peripherals
SCLK	SYSCLK	Core clock
DCLK	SYSCLK	Core Debugclock (This clock must be on when the debug probe is connected)
FCLK	SYSCLK	Core Free-Running clock
APBCLK	AHBCLK	The peripheral bus clock

Table 11-2 Main system clocks description

11.2.3 Bus clocks and operating clocks for peripherals

The bus clocks and operating clocks of some peripherals are independent from each other.

The bus clock is used for AHB or APB bus access. When the software accesses the function registers of the peripheral, the corresponding bus clock must first be enabled through the

peripheral bus clock control register.

The operating clock of the peripheral is the clock actually used for peripheral operation, which may be different from APBCLK or AHBCLK. Before the peripheral module works, it needs to select the required clock source through the peripheral working clock register and open the clock gating.

For peripheral modules where the operating clock and the bus clock are unified, only the bus clock needs to be enabled for normal operation.

Module	Bus clocks	Operating clocks
Independent operating clock peripheral		
UARTx (x=0,1)	APB1CLK	APBCLK
		RCHF
		SYSCLK
		RCMF
LPUART0	APB1CLK	LSCLK
		RCHF
		RCMF
LPUART1	APB2CLK	LSCLK
		RCHF
		RCMF
I2C	APB1CLK	APBCLK
		RCHF
		SYSCLK
		RCMF
ATIM	APB2CLK	APBCLK
		USB_BCK
		PLLx2_CLK
LPTIM32	APB1CLK	APBCLK
		LSCLK
		LPOSC
		LPTIN
BSTIM32	APB2CLK	APBCLK
		LSCLK
		LPOSC
		RCMF_PSC
ADC	APB2CLK	RCMF
		XTHF
		RCHF
		PLL
NVMIF (Flash erase/program)	AHBCLK	RCHF
EXTI (PADCFG)	AHBCLK	AHBCLK
		LSCLK
TRNG	APB2CLK	RCHF
IWDT	APB1CLK	LSCLK
LCD	APB1CLK	LSCLK
RTC	APB1CLK	LSCLK

Module	Bus clocks	Operating clocks
Non-independent operating clock peripherals		
PMU	AHBCLK	
DMA	AHBCLK	
GPTIMx	APB1CLK	
UARTy (y=4,5)	APB2CLK	
SPI2	APB1CLK	
SPI1	APB2CLK	
7816	APB1CLK	
AES	APB2CLK	
CRC	APB2CLK	
WWDT	APB1CLK	
OPAx	APB2CLK	
COMPx	APB2CLK	

Table 11-3 Peripheral module operating clocks and bus clocks

11.2.4 Peripheral clock in sleep mode

In Sleep/DeepSleep mode, SYSCLK is disabled. In Sleep mode AHBCLK and APBCLK are disabled and all peripherals based on AHBCLK or APBCLK stop working. However, peripherals with independent operating clock can still work, e.g., UART0/1, LPUARTx, I2C, ATIM, LPTIM32, BSTIM32.

In order for the above peripherals to continue to work in sleep mode, the software needs to ensure that the above peripherals work with clocks other than SYSCLK and the bus clock before sleep.

11.2.5 LSCLK switching logic

LSCLK is a low-speed clock for RTC, IWDT, SVD and LCD drivers, with a typical frequency of about 32KHz. The source of LSCLK is XTLF or LPOSC, and the chip supports automatic switching or manual switching by software between the two.

The automatic switching function of LSCLK is configured by the LSACTS register and is only valid when XTLF is enabled. At this time, it is assumed that XTLF is the main clock and LPOSC is the backup clock, which is only used to prevent XTLF from abnormally failing. Therefore, LSCATS only works when XTLF is enabled. When XTLF fails unexpectedly, the fail signal output by FDET will automatically switch LSCLK to LPOSC.

When the LSCLK automatic switch is not enabled, the software can manually switch LSCLK through the LSCLKSEL register. After the chip is powered on and reset, XTLFEN=0, LFDET output will not fail, LSCLKSEL selects LPOSC by default, and XTLF has no output. Therefore, LSCLK defaults to LPOSC after power on.

After that, if the software wants to use XTLF, it should enable XTLF and poll the LFDET output until it confirms that XTLF starts to oscillate, then set LSCATS or clear LSCLKSEL.

When LSCLK is used as the system clock (SYSCLK), it is recommended that the software enable the automatic switching function of failure of oscillation.

11.3 USB PHY BCK

The built-in clock source of USB PHY can use bus SoF or chip's internal reference clock to do clock self-calibration to obtain accurate 48/96/120M output.

When the PHY uses the chip's internal clock as the reference clock, the CMU module is required to output the reference clock, the frequency of which can be 12M or 32768Hz. The clock source can come from crystal oscillator or internal RC oscillator, as shown in the figure below:




Figure 11-2 USB PHY reference clock source selection

11.4 High frequency RC oscillators (RCHF)

11.4.1 Introduction

High frequency RC oscillators with typical oscillation frequencies of 8/16/24MHz can be used as the system clock at which the MCU operates to achieve a balance between performance and power consumption. To satisfy the need of different applications for MCU execution speed, the output frequency of the high frequency RC oscillator can be adjusted up to 24MHz. The RCHF output frequency is factory-trimmed to within +/-1% of the target frequency at room temperature. RCHF has less than +/-1% frequency variation over the full temperature range (-40 to +85°C) for the 8MHz output and less than +/-2% frequency variation over the full temperature range (-40 to +85°C) for the 16MHz output.

11.4.2 Software control description

The chip operates with the RCHF 8MHz clock by default after power-up. The hardware will automatically load the 8MHz calibration value from Flash to ensure that the 8MHz room temperature frequency error is less than +/-0.5%.

Follow the following steps to select other frequencies for SYSCLK.

- Write RCHF_CR.FSEL
- Read the frequency calibration values (corresponding to 8/16/24MHz respectively) from Flash (0x1FFF_FB40,0x1FFF_FB3C,0x1FFF_FB38)
- Write the frequency trim values into the RCHF_TR register to obtain room temperature frequency error less than +/-1%.

The RCHF calibration parameter data format in Flash is as follows:

AHBaddress	bit[31:16]	bit[15:0]	Description
0x1FFF_FB38	{9'b0000_0000_0, ~RCHF24M_TRIM}	{9'b1111_1111_1, RCHF24M_TRIM}	RCHF 24Mhz trim value (Software loading)
0x1FFF_FB3C	{9'b0000_0000_0, ~RCHF16M_TRIM}	{9'b1111_1111_1, RCHF16M_TRIM}	RCHF 16Mhz trim value (Software loading)
0x1FFF_FB40	{9'b0000_0000_0, ~RCHF8M_TRIM}	{9'b1111_1111_1, RCHF8M_TRIM}	RCHF 8Mhz trim value (Load automatically after power-on)

Table 11-4RCHF calibration data

The RCHF calibration value is 7bit data, and the high 16bit and low 16bit in the above flash

address respectively store the calibration value and the ones-complement code check word. If the true code and ones-complement code fail to be checked, the calibration value shall be discarded.

11.5 Medium frequency RC oscillators (RCMF)

11.5.1 Introduction

The RCMF is a low-power medium frequency RC oscillator with a typical frequency of 4MHz and a typical power consumption of only about 20uA. It is used for low-power and low-speed operation of the CPU.

The RCMF is tested and calibrated when it leaves the factory. Before use, the software can read the calibration value from the address 0x1FFF_FB44 and write it into the RCMFTR register to obtain a 4M clock with an error of less than +/-1% at room temperature.

The RCMF calibration parameter data format in Flash is as follows:

AHBaddress	bit[31:16]	bit[15:0]	Description
0x1FFF_FB44	{9'b0000_0000_0, ~RCMF_TRIM}	{9'b1111_1111_1, RCMF_TRIM}	RCMFtrim value

Table 11-5RCMF calibration data

The RCMF calibration value is 7bit data, and the high 16bit and low 16bit in the above flash address respectively store the calibration value and the ones-complement code check word. If the true code and ones-complement code fail to be checked, the calibration value shall be discarded.

11.6 High precision low power RC oscillators (LPOSC)

11.6.1 Introduction

LPOSC has extremely low power consumption, only a few hundred nA, and can be used as a backup clock for the XTLF or used alone.

The LPOSC is tested and calibrated when it leaves the factory. Before use, the software can read the calibration value from the address 0x1FFF_FB20 and write it into the LPOSCTR register to obtain a calibrated low-frequency clock.

The LPOSC calibration parameter data format in Flash is as follows:

AHBaddress	bit[31:16]	bit[15:0]	Description
0x1FFF_F820	{8'b0000_0000, ~LPOSCTRIM}	{8'b1111_1111, LPOSCTRIM}	LPOSCTrim value

Table 11-6 LPOSC calibration data

The LPOSC calibration value is 8bit data, and the high 16bit and low 16bit in the above flash address respectively store the calibration value and the ones-complement code check word. If the true code and ones-complement code fail to be checked, the calibration value shall be discarded.

11.7 Low frequency crystal oscillation circuits (XTLF)

11.7.1 Introduction

The low frequency crystal oscillator provides a stable oscillation source through an external 32768Hz crystal with very low power consumption. It is mainly used for the Real Time Clock (RTC) module. The XTLF's feedback resistor is integrated into the chip and the user needs to add load capacitor to external crystal.

A fail detection circuit is integrated into the chip to detect whether the XTLF fails. Interrupt will be generated when XTLF failure is detected, and the CPU will be notified to deal with it in time.

Software can enable or disable XTLF. In order to improve the anti-interference ability, the 4-bit XTLFEN control bit is used, and the 4-bit reset value is 0101, which must be rewritten to 1010 to disable XTLF, and any other data will keep XTLF enabled.

11.7.2 Software control description

The XTLF is disabled by default after power-up. When the software starts, a medium driving is used by default to shorten the oscillation time. Once the oscillator has fully started, the software can configure the registers to reduce the oscillation power consumption.

11.7.3 Fail detection

FM33LC0XX has an on-chip low frequency fail detection circuit, see the FDET chapter for details.

11.8 High frequency crystal oscillation circuits (XTHF)

11.8.1 Introduction

By connecting external high frequency crystal, the XTHF is able to provide a high precision high frequency clock source for the MCU. Load capacitors should be placed as close as possible to the XTHF pins, and capacitance should be chosen to suit the type of crystal.

The XTHF can accommodate crystals from 4 to 32MHz. The software can enable or disable the XTHF clock via the XTHFEN register.

11.8.2 Software control description

XTHF is disabled by default after power-on. After the power-on reset is complete, the software can enable XTHF as needed. Because the crystal oscillator pins are multiplexed with GPIO, the PC2 and PC3 pins need to be configured as analog functions before XTHF is enabled by the software.

11.8.3 Fail detection

FM33LC0XX has an on-chip high frequency fail detection circuit, see the FDET chapter for details.

11.9 Phase Locked Loop (PLL)

11.9.1 Introduction

The PLL input reference clock can be divided from RCHF or XTHF, and maximum output frequency is 64MHz and its double frequency. The input reference clock and multiplication factor need to be configured before using PLL as system clock.

11.9.2 Software control description

In order to improve reliability, the following points need to be noted in the configuration.

- The software must ensure that RCHF or XTHF is enabled when the PLL input is selected
- PLL cannot be turned off when the PLL output is selected as SYSCLK
- The software should wait for PLL to lock before configuring SYSCLK as PLL output

Configure the PLL to output 64MHz and make the system operate at 64MHz frequency:

- Configure the PLLCON register, select the input clock source and output clock frequency
- Configure Flash wait to 2 cycles
- (Optional) Enable Flash prefetch instruction
- Select AHB clock as PLL output

11.10 Clock source in low power mode

In low power mode, some of the clock sources are disabled by hardware, while others remain operational. See the following table for details.

Clock	LPRUN/Sleep/DeepSleep	Intro.
RCHF	X	Hardware forced shutdown
PLL	X	
XTHF	X	
USB_BCK	X	
RCMF	O	Software configuration to enable or disable
LPOSC	O	
XTLF	O	

Table 11-7 Clock source in low power mode

11.11 Clock selection after wake up from sleep

When the chip wakes up from Sleep/DeepSleep mode, the hardware automatically turns on RCHF and returns to the frequency output before sleep; the SYCLKSEL register is reset to 00, the system clock is switched to RCHF, and the AHBPRES register will not be reset and keep the state before sleep; therefore the chip will use RCHF or its divided clocks by default after waking up.

11.12 Register

Offset	Name	Symbol
RCC(Base address:0x40000200)		
0x00000000	Lockup Reset Control Register	RCC_LKPCR
0x00000004	Software Reset Register	RCC_SOFTRST
0x00000008	Reset Flag Register	RCC_RSTFR
0x0000000C	System Clock Control Register	RCC_SYSCLKCR
0x00000010	RCHF Control Register	RCC_RCHFCR
0x00000014	RCHF Trim Register	RCC_RCHFTR
0x00000018	PLL Control Register	RCC_PLLCR
0x0000001C	LPOS Control Register	RCC_LPOSCCR
0x00000020	LPOS Trim Register	RCC_LPOSCTR
0x00000024	XTLF Control Register	RCC_XTLFCR
0x00000028	Peripheral bus Clock Control Register1	RCC_PCLKCR1
0x0000002C	Peripheral bus Clock Control Register2	RCC_PCLKCR2
0x00000030	Peripheral bus Clock Control Register3	RCC_PCLKCR3
0x00000034	Peripheral bus Clock Control Register4	RCC_PCLKCR4
0x00000038	LSCLK Select Register	RCC_LSCLKSEL
-	-	-
-	-	-
0x00000044	AHB Master Control Register	RCC_AHBMCR
-	-	-
0x00000050	Peripheral Reset Enable Register	RCC_PRSTEN
0x00000054	AHB Peripherals Reset Control Register	RCC_AHBRSTCR
0x00000058	APB Peripherals Reset Control Register1	RCC_APBRSTCR1
0x0000005C	APB Peripherals Reset Control Register2	RCC_APBRSTCR2
0x00000060	XTHF Control Register	RCC_XTHFCR
0x00000064	RCMF Control Register	RCC_RCMFCR
0x00000068	RCMF Trim Register	RCC_RCMFTR
0x0000006C	Peripheral Operation Clock Control Register1	RCC_OPCCR1
0x00000070	Peripheral Operation Clock Control Register2	RCC_OPCCR2
0x00000074	PHY Control Register	RCC_PHYCR
0x00000078	PHY BCK Control Register	RCC_PHYBCKCR

11.12.1 Lockup Reset Control Register (RCC_LKPCR)

NAME	RCC_LKPCR							
Offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8

name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	U-0							

bit	name	functional description
31:2	-	Reserved, read as 0
1	LKUPRST_EN	Lockup Reset Enable 1:Enable SC000 LOCKUPreset 0:Disable SC000 LOCKUPreset
0	-	Reserved, read as 0

11.12.2 Software Reset Register (RCC_SOFTRST)

NAME	RCC_SOFTRST							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	SOFTRST[31:24]							
access	W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	SOFTRST[23:16]							
access	W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	SOFTRST[15:8]							
access	W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	SOFTRST[7:0]							
access	W-0000 0000							

bit	name	functional description
31:0	SOFTRST	Software write 0x5C5C_AABBto trigger a global reset (software reset,write only)

11.12.3 ResetFlag Register (RCC_RSTFR)

NAME	RCC_RSTFR							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8

name	-			MDFN_FLAG	NRSTN_FLAG	TESTN_FLAG	PORN_FLAG	PDRN_FLAG
access	U-0			R/W-0	R/W-0	R/W-0	R/W-1	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-		SOFTN_FLAG	IWDTN_FLAG	-	WWDTN_FLAG	LKUPN_FLAG	NVICN_FLAG
access	U-0		R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:12	-	Reserved, read as 0
12	MDFN_FLAG	MDFN reset Flag, write 1 to clear
11	NRSTN_FLAG	NRST reset Flag, write 1 to clear
10	TESTN_FLAG	TESTN reset Flag, write 1 to clear
9	PORN_FLAG	Power-up-reset Flag, write 1 to clear
8	PDRN_FLAG	Power-down-reset Flag, write 1 to clear
7:6	-	Reserved, read as 0
5	SOFTN_FLAG	Software reset flag, write 1 to clear
4	IWDTN_FLAG	IWDT reset flag, write 1 to clear
3	-	Reserved, read as 0
2	WWDTN_FLAG	WWDT reset flag, write 1 to clear
1	LKUPN_FLAG	Lockup reset flag, write 1 to clear
0	NVICN_FLAG	NVIC reset flag, write 1 to clear

11.12.4 System Clock Control Register (RCC_SYSCLKCR)

NAME	RCC_SYSCLKCR							
Offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-				LSCATS	-	SLP_ENEXTI	-
access	U-0				R/W-1	U-0	R/W-1	U-0
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-		APBPRES2			APBPRES1		
access	U-0		R/W-000			R/W-000		
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-				AHBPRES			
access	U-0				R/W-011			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	RFU		-		BCKOSE_L	SYSCLKSEL		
access	R/W-00		U-0		R/W-0	R/W-000		

bit	name	functional description
31:28	-	Reserved, read as 0
27	LSCATS	LSCLK automatic switch enable 0:When detecting abnormal XTLF failure, LSCLK will not be automatically switched to LPOS, software can manually switch to LPOS by writing the LSCLKSEL register 1: When detecting abnormal XTLF failure, automatically enable

bit	name	functional description
		LPOSC and switch LSCLK to LPOSC
26	-	Reserved, read as 0
25	SLP_ENEXTI	EXTI sampling config in Sleep/DeepSleep mode 1: Enable external pin interrupt sampling in Sleep/DeepSleepmode (sampling clock is LSCLK) 0: External pin interrupt sampling is disable in Sleep/DeepSleep mode(EXTI interrupts will not be generated)
24:22	-	Reserved, read as 0
21:19	APBPRES2	APB2clock divide-ratio from AHBCLK (APB2 bus clock Prescaler) 0xx: divided-by-1 100: divided-by-2 101: divided-by-4 110: divided-by-8 111: divided-by-16 Note: This register is located in PD Domain
18:16	APBPRES1	APB1 clock divide-ratio from AHBCLK (APB1bus clock Prescaler) 000/001/010/011: divided-by-1 100: divided-by-2 101: divided-by-4 110: divided-by-8 111: divided-by-16
15:11	-	Reserved, read as 0
10:8	AHBPRES	AHBclock divide-ratio from SYSCLK (AHB bus clock Prescaler) 000/001/010/011: divided-by-1 100: divided-by-2 101: divided-by-4 110: divided-by-8 111: divided-by-16
7:6	RFU	Dummyregister
5:4	-	Reserved, read as 0
3	BCKOSEL	USB PHY BCK output clock selection signal(USB clock select) 0: Select 48M BCKoutput as system clock source 1:Select the two-frequency division of 120M BCK output as the system clock source
2:0	SYSCLKSEL	System clock source selection 000: RCHF 001: XTHF 010: PLL 011: RCHF 100: RCMFPSC 101: LSCLK 110: LPOSC 111: USBBCK

11.12.5 RCHF Control Register (RCC_RCHFCR)

NAME	RCC_RCHFCR							
Offset	0x00000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-				FSEL			
access	U-0				R/W-0000			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	U-0							

bit	name	functional description
31:20	-	Reserved, read as 0
19:16	FSEL	RCHFfrequency selection register 0000:8MHz 0001:16MHz 0010:24MHz Others: RFU
15:1	-	Reserved, read as 0
0	EN	RCHFenable register 1: Enable RCHF 0: Disable RCHF

11.12.6 RCHFTrim Register (RCC_RCHFTR)

NAME	RCC_RCHFTR							
Offset	0x00000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	U-0							

bit	name	functional description
31:7	-	Reserved, read as 0
6:0	TRIM	RCHF frequency trim register, 7'h00 means the lowest frequency, 7'h7F means the highest frequency, the trimming range is +/-30% of the center frequency, the trimming step is 0.5% After power on, the chip automatically reads the 8MHz trimming value from NVR1 and writes it into this register When the software uses frequencies other than 8MHz, it can read the trimming information from the address specified in NVR1 and write it to this register, thus ensuring the output frequency is accurate at room temperature.

11.12.7 PLL Control Register (RCC_PLLCR)

NAME	RCC_PLLCR							
Offset	0x00000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	DB							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	LOCKED		REFPRSC			OSEL	-	INSEL
access	R-0		R/W-000			R/W-0	U-0	R/W-0
bit	R/W-0							
31:23	-		Reserved, read as 0					
22:16	DB		PLLmultiplication factor (PLL Divide Boost) 001111:Output 32times frequency 010111: Output 48times frequency					
15:8	-		Reserved, read as 0					
7	LOCKED		PLLlocked flag, the software confirms that the PLL is in a locked state by querying this register 1: PLL is locked 0: PLLis not locked					
6:4	REFPRSC		PLL reference clock prescaler(The goal is to generate a 1MHz reference clock to the PLL) 000: divided-by-1 001: divided-by-2 010: divided-by-4 011: divided-by-8 100: divided-by-12 101: divided-by-16 110: divided-by-24 111: divided-by-32					

bit	name	functional description
31:23	-	Reserved, read as 0
22:16	DB	PLLmultiplication factor (PLL Divide Boost) 001111:Output 32times frequency 010111: Output 48times frequency
15:8	-	Reserved, read as 0
7	LOCKED	PLLlocked flag, the software confirms that the PLL is in a locked state by querying this register 1: PLL is locked 0: PLLis not locked
6:4	REFPRSC	PLL reference clock prescaler(The goal is to generate a 1MHz reference clock to the PLL) 000: divided-by-1 001: divided-by-2 010: divided-by-4 011: divided-by-8 100: divided-by-12 101: divided-by-16 110: divided-by-24 111: divided-by-32

bit	name	functional description
3	OSEL	PLL output selection register 0:Select PLLdouble output as thePLL clock in the digital circuit 1:Select PLLtwice the output as the PLL clock in the digital circuit
2	-	Reserved, read as 0
1	INSEL	PLLinput selection register 0:RCHF 1:XTHF
0	EN	PLL enable register 1: Enable PLL 0: Disable PLL

11.12.8 LPOSC Control Register (RCC_LPOSCCR)

NAME	RCC_LPOSCCR							
Offset	0x0000001C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-					LPO_CHOP_EN	LPO_ENB	LPM_LPO_OFF
access	U-0					R/W-0	R-0	R/W-0

bit	name	functional description
31:3	-	Reserved, read as 0
2	LPO_CHOP_EN	LPOSC chopperenable register
1	LPO_ENB	LPOSC enable flag signal, read-only, for software to query LPOSC enable status 0:LPOSCis enabled 1:LPOSCis disabled
0	LPM_LPO_OFF	The software avoids rewriting this register and keeps the reset value

11.12.9 LPOSC Trim Register (RCC_LPOSCTR)

NAME	RCC_LPOSCTR							
Offset	0x00000020							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							

bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-	-	-	-	-	-	-	-
access	U-0	-	-	-	-	-	-	-
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	-	-	-	-	-	-	-
access	U-0	-	-	-	-	-	-	-
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	LPOTRIM							
access	R/W-1000 1101							

bit	name	functional description
31:8	-	Reserved, read as 0
7:0	LPOTRIM	LPOSC trimmingvalue register 0000 0000:Lowest frequency 1111 1111: Highest frequency

11.12.10 XTLF Control Register (RCC_XTLFCR)

NAME	RCC_XTLFCR							
Offset	0x00000024							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-	-	-	-	-	-	-	-
access	U-0	-	-	-	-	-	-	-
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-	-	-	-	-	-	-	-
access	U-0	-	-	-	-	-	-	-
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	-	-	-	-	-	-	-
access	U-0	-	-	-	-	-	-	-
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	-	-	-	-	-	-	-
access	U-0	-	-	-	-	-	-	-

bit	name	functional description
31:12	-	Reserved, read as 0
11:8	EN	XTLF enable register, XTLF is disabled by default after power-on 1010:Disable XTLFand FDET 0101: Enable XTLFand FDET Others: RFU When XTLF is working, the software must write 1010 to disable it; when XTLF is not working, the software must write 0101 to enable it
7:3	-	Reserved, read as 0
2:0	IPW	XTLF working current selection, the larger the current, the higher the oscillation intensity. After power-on reset, use the 000 gear to start the oscillation. It is recommended to use the 100or 011 gear during normal operation. Actually, the appropriate current should be selected according to the

bit	name	functional description
		measured negative resistance characteristics of the adapted crystal. 000:450 nA 001:400 nA 010:350 nA 011:300 nA 100: 250 nA 101:200 nA 110:150 nA 111:100 nA

11.12.11 Peripheral bus Clock Control Register1 (RCC_PCLKCR1)

NAME	RCC_PCLKCR1							
Offset	0x00000028							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	DCU_PC_E				-			
access	R/W-1				U-0			
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name				-				
access				U-0				
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name				-				
access				U-0				
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	PAD_PC_E	ANAC_PCE	IWDT_PCE	SCU_PC_E	PMU_PC_E	RTC_PC_E	USB_PC_E	LPT_PCE
access	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0

bit	name	functional description
31	DCU_PCE	Debug Control Unit APB bus clock enable,write 1 enable
30:8	-	Reserved, read as 0
7	PAD_PCE	GPIO controller APB bus clock enable, write 1 enable
6	ANAC_PCE	Analog controller APB bus clock enable, write 1 enable
5	IWDT_PCE	IWDTAPB bus clock enable, write 1 enable
4	SCU_PCE	System controller APB bus clock enable, write 1 enable
3	PMU_PCE	PMUAPB bus clock enable, write 1 enable
2	RTC_PCE	RTCAPBbus clock enable, write 1 enable
1	USB_PCE	USB device APB bus clock enable, write 1 enable
0	LPT_PCE	LPTIM APB bus clock enable, write 1 enable

11.12.12 Peripheral bus Clock Control Register2 (RCC_PCLKCR2)

NAME	RCC_PCLKCR2							
Offset	0x0000002C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24

name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	WWDT_P_CE	RAMBIST_PCE	FLASH_P_CE	DMA_PC_E	LCD_PC_E	AES_PC_E	TRNG_P_CE	CRC_PC_E
access	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:10	-	Reserved, read as 0
9	HDIV_PCE	Hardware Divider APB bus clock enable, write 1 enable
8	ADC_PCE	ADC controller APB bus clock enable, write 1 enable
7	WWDT_PCE	WWDT APB bus clock enable, write 1 enable
6	RAMBIST_PCE	RAMBIST APB bus clock enable, write 1 enable
5	FLASH_PCE	Flash interface APB bus clock enable, write 1 enable
4	DMA_PCE	DMA APB bus clock enable, write 1 enable
3	LCD_PCE	LCD APB bus clock enable, write 1 enable
2	AES_PCE	AES APB bus clock enable, write 1 enable
1	RNG_PCE	RNG APB bus clock enable, write 1 enable
0	CRC_PCE	CRC APB bus clock enable, write 1 enable

11.12.13 Peripheral bus Clock Control Register3 (RCC_PCLKCR3)

NAME	RCC_PCLKCR3							
Offset	0x000000030							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-				LPUART1_PCE	-	U7816_PCE	
access	U-0				R/W-0	U-0	R/W-0	
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	LPUART0_PCE	UCIR_PCE	UART5_PCE	UART4_PCE	-	UART1_PCE	UART0_PCE	
access	R/W-0	R/W-0	R/W-0	R/W-0	U-0		R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-					SPI2_PC_E	SPI1_PC_E	
access	U-0					R/W-0	R/W-0	

bit	name	functional description
31:25	-	Reserved, read as 0
24	I2C_PCE	I2C APB bus clock enable, write 1 enable
23:19	-	Reserved, read as 0
18	LPUART1_PCE	LPUART1 APB bus clock enable, write 1 enable
17	-	Reserved, read as 0
16	U7816_PCE	U7816 APB bus clock enable, write 1 enable
15	LPUART0_PCE	LPUART0 APB bus clock enable, write 1 enable
14	UCIR_PCE	UART infra-red APB bus clock enable, write 1 enable
13	UART5_PCE	UART5 APB bus clock enable, write 1 enable
12	UART4_PCE	UART4 APB bus clock enable, write 1 enable
11:10	-	Reserved, read as 0
9	UART1_PCE	UART1 APB bus clock enable, write 1 enable
8	UART0_PCE	UART0 APB bus clock enable, write 1 enable
7:2	-	Reserved, read as 0
1	SPI2_PCE	SPI2 APB bus clock enable, write 1 enable
0	SPI1_PCE	SPI1 APB bus clock enable, write 1 enable

11.12.14 Peripheral bus Clock Control Register4 (RCC_PCLKCR4)

NAME	RCC_PCLKCR4							
Offset	0x00000034							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-		AT_PCE	GT1_PC_E	GT0_PC_E	-	BT_PCE	
access	U-0			R/W-0	R/W-0	R/W-0	U-0	R/W-0

bit	name	functional description
31:5	-	Reserved, read as 0
4	AT_PCE	ATIM APB bus clock enable, write 1 enable
3	GT1_PCE	GPTIM1 APB bus clock enable, write 1 enable
2	GT0_PCE	GPTIM0 APB bus clock enable, write 1 enable
1	-	Reserved, read as 0
0	BT_PCE	BSTIM APB bus clock enable, write 1 enable

11.12.15 LSCLK Select Register (RCC_LSCLKSEL)

NAME	RCC_LSCLKSEL							
Offset	0x00000038							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	SEL							
access	R/W-0000 0001							

bit	name	functional description
31:8	-	Reserved, read as 0
7:0	SEL	When LSCLKis XTLF, the software writes 0x55 to this address, which will switch the source of LSCLK to LPOSC When LSCLKis LPOSC, the software writes 0xAA to this address, which will switch the source of LSCLK to XTLF Writing any other value will not change the current LSCLK; this register is only valid when LSCATS is 0

11.12.16 AHB Master Control Register (RCC_AHBMCRR)

NAME	RCC_AHBMCRR							
Offset	0x00000044							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							MPRIL
access	U-0							R/W-0

bit	name	functional description
31:1	-	Reserved, read as 0
0	MPRIL	AHB MasterPriority Config Register 0:DMApriority 1:CPUpriority

11.12.17 Peripheral Reset Enable Register (RCC_PRSTEN)

NAME	RCC_PRSTEN							
Offset	0x00000050							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	PERHRSTEN[31:24]							
access	W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	PERHRSTEN[23:16]							
access	W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	PERHRSTEN[15:8]							
access	W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	PERHRSTEN[7:0]							
access	W-0000 0000							

bit	name	functional description
31:0	PERHRSTEN	Peripheral module reset enable, 32bit virtual register, write only The software writes 0x1357_9BDF to this address to enable the peripheral reset function, and then each module can be reset through the peripheral module reset register The software writes any other data to this address, the peripheral reset function will be disabled

11.12.18 AHB Peripherals Reset Control Register (RCC_AHBRSTCR)

NAME	RCC_AHBRSTCR							
Offset	0x00000054							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	USBRST							
							DMARS	T
							R/W-0	R/W-0

bit	name	functional description
31:2	-	Reserved, read as 0
1	USBRST	USB module reset, write 1 to reset, write 0 to cancel reset (USB reset Enable) 0:Not reset

bit	name	functional description
		1: Reset
0	DMARST	DMAmodule reset, write 1 to reset, write 0 to cancel reset (DMA reset Enable) 0: Not reset 1: Reset

11.12.19 APB Peripherals Reset Control Register1 (RCC_APBRSTCR1)

NAME	RCC_APBRSTCR1							
Offset	0x00000058							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	UART5RST	UART4RST		-			GPT1RS T	GPT0RS T
access	R/W-0	R/W-0		U-0			R/W-0	R/W-0
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name			-					LCDRST
access			U-0					R/W-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	U7816RST		-		SPI2RS T		-
access	U-0	R/W-0		U-0		R/W-0	U-0	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	LPUART0RST		-	I2C1RST			LPT32R ST
access	U-0	R/W-0	U-0		R/W-0	U-0		R/W-0

bit	name	functional description
31	UART5RST	UART5 module reset, write 1 to reset, write 0 to cancel reset (UART5 reset Enable) 0: Not reset 1: Reset
30	UART4RST	UART4 module reset, write 1 to reset, write 0 to cancel reset (UART4 reset Enable) 0: Not reset 1: Reset
29:26	-	Reserved, read as 0
25	GPT1RST	GPTIM1 module reset, write 1 to reset, write 0 to cancel reset (GPTIM1 reset Enable) 0: Not reset 1: Reset
24	GPT0RST	GPTIM0 module reset, write 1 to reset, write 0 to cancel reset (GPTIM0 reset Enable) 0: Not reset 1: Reset
23:17	-	Reserved, read as 0
16	LCDRST	LCD module reset, write 1 to reset, write 0 to cancel reset (LCD reset Enable) 0: Not reset 1: Reset
15	-	Reserved, read as 0

bit	name	functional description
14	U7816RST	U7816 module reset, write 1 to reset, write 0 to cancel reset (U7816 reset Enable) 0: Not reset 1: Reset
13:11	-	Reserved, read as 0
10	SPI2RST	SPI2 module reset, write 1 to reset, write 0 to cancel reset (SPI2 reset) 0: Not reset 1: Reset
9:7	-	Reserved, read as 0
6	LPUART0RST	EUART0 module reset, write 1 to reset, write 0 to cancel reset (LPUART0 reset Enable) 0: Not reset 1: Reset
5:4	-	Reserved, read as 0
3	I2C1RST	I2C1 module reset, write 1 to reset, write 0 to cancel reset (I2C1 reset Enable) 0: Not reset 1: Reset
2:1	-	Reserved, read as 0
0	LPT32RST	LPTIM32 module reset, write 1 to reset, write 0 to cancel reset (LPTIM resetEnable) 0: Not reset 1: Reset

11.12.20 APB Peripherals Reset Control Register2 (RCC_APBRSTCR2)

NAME	RCC_APBRSTCR2							
Offset	0x0000005C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	ATRST	-		BT32RS T	-			ADCCR ST
access	R/W-0	U-0		R/W-0	U-0			R/W-0
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	ADCRST	OPARST	-		HDVRST	AESRST	CRCRS T	RNGRS T
access	R/W-0	R/W-0	U-0		R/W-0	R/W-0	R/W-0	R/W-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-			UART1R ST	UART0R ST	-	SPI1RS T	UCIRRS T
access	U-0			R/W-0	R/W-0	U-0	R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	LPUART 1RST	-						
access	R/W-0	U-0						

bit	name	functional description
31	ATRST	ATIM module reset, write 1 to reset, write 0 to cancel reset (ATIM reset Enable) 0: Not reset 1: Reset

bit	name	functional description
30:29	-	Reserved, read as 0
28	BTRST	BSTIM32 module reset, write 1 to reset, write 0 to cancel reset (BSTIM32 reset Enable) 0: Not reset 1: Reset
27:25	-	Reserved, read as 0
24	ADCCRST	ADC controller reset, write 1 to reset, write 0 to cancel reset (ADC controller reset Enable) 0: Not reset 1: Reset
23	ADCRST	ADC module reset, write 1 to reset, write 0 to cancel reset (ADC reset Enable) 0: Not reset 1: Reset
22	OPARST	OPA module reset, write 1 to reset, write 0 to cancel reset (OPA reset Enable) 0: Not reset 1: Reset
21:20	-	Reserved, read as 0
19	HDVRST	Hardware divider reset, write 1 to reset, write 0 to cancel reset (Hardware Divider Reset Enable) 0: Not reset 1: Reset
18	AESRST	AES module reset, write 1 to reset, write 0 to cancel reset (AES reset Enable) 0: Not reset 1: Reset
17	CRCRST	CRC module reset, write 1 to reset, write 0 to cancel reset (CRC reset Enable) 0: Not reset 1: Reset
16	RNGRST	RNG module reset, write 1 to reset, write 0 to cancel reset (RNG reset Enable) 0: Not reset 1: Reset
15:13	-	Reserved, read as 0
12	UART1RST	UART1 module reset, write 1 to reset, write 0 to cancel reset (UART1 reset Enable) 0: Not reset 1: Reset
11	UART0RST	UART0 module reset, write 1 to reset, write 0 to cancel reset (UART0 reset Enable) 0: Not reset 1: Reset
10	-	Reserved, read as 0
9	SPI1RST	SPI1 module reset, write 1 to reset, write 0 to cancel reset (SPI1reset Enable) 0: Not reset 1: Reset
8	UCIRRST	UCIR module reset, write 1 to reset, write 0 to cancel reset (UCIR reset Enable) 0: Not reset 1: Reset
7	LPUART1RST	LPUART1 module reset, write 1 to reset, write 0 to cancel reset (LPUART1 reset Enable)

bit	name	functional description
		0: Not reset 1: Reset
6:0	-	Reserved, read as 0

11.12.21 XTHF Control Register (RCC_XTHFCR)

NAME	RCC_XTHFCR											
Offset	0x000000060											
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24				
name	-											
access	U-0											
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16				
name	-											
access	U-0											
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8				
name	-											
access	CFG											
bit	U-0				R/W-000							
name	-											
access	U-0											
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
name	-											
access	EN											

bit	name	functional description
31:11	-	Reserved, read as 0
10:8	CFG	XTHF oscillation strength config 000: Weakest 111:Strongest
7:1	-	Reserved, read as 0
0	EN	XTHF enable register 0: Disable XTHF 1:Enable XTHF

11.12.22 RCMF Control Register (RCC_RCMFCR)

NAME	RCC_RCMFCR											
Offset	0x000000064											
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24				
name	-											
access	U-0											
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16				
name	-											
access	PSC											
bit	U-0				R/W-00							
name	-											
access	U-0											

bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name				-				EN
access				U-0				R/W-0

bit	name	functional description
31:18	-	Reserved, read as 0
17:16	PSC	RCMF output prescaler 00: divided-by-1 01: divided-by-4 10: divided-by-8 11: divided-by-16
15:1	-	Reserved, read as 0
0	EN	RCMF enable register 0: Disable RCMF 1: Enable RCMF

11.12.23 RCMF Trim Register (RCC_RCMFTR)

NAME	RCC_RCMFTR							
Offset	0x00000068							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name					-			
access					U-0			
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name					-			
access					U-0			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name					-			
access					U-0			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				TRIM			
access	U-0				R/W-100 0000			

bit	name	functional description
31:7	-	Reserved, read as 0
6:0	TRIM	RCMF frequency trim register, 7'h00 means the lowest frequency, 7'h7F means the highest frequency, the trimming range is +/-30% of the center frequency, the trimming step is 1%

11.12.24 Peripheral Operation Clock Control Register1 (RCC_OPCCR1)

NAME	RCC_OPCCR1							
Offset	0x0000006C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	EXTICK_E	EXTICK_S	LPUART1CKE	LPUART0CKE	LPUART1CKS		LPUART0CKS	
access	R/W-0	R/W-0	R/W-0	R/W-0	R/W-00		R/W-00	

bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-			I2CCKE	-		I2CCKS	
access	U-0			R/W-0	U-0		R/W-00	
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	ATCKE	-				UART1C KE	UART0C KE	
access	R/W-0	U-0				R/W-0	R/W-0	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	ATCKS		-		UART1CKS		UART0CKS	
access	R/W-00		U-0		R/W-00		R/W-00	

bit	name	functional description
31	EXTICKE	External interrupt operation clock enable, write 1 enable
30	EXTICKS	External interrupt sampling clock select 1: External pin interrupt uses LSCLK sampling 0: External pin interrupt uses HCLK sampling *It is recommended to set up when all EXTI interrupts are turned off, and then enable EXTI interrupts after the setting is completed
29	LPUART1CKE	LPUART1 operation clock enable, write 1 enable
28	LPUART0CKE	LPUART0 operation clock enable, write 1 enable
27:26	LPUART1CKS	LPUART1 operation clock select 00:LSCLK 01:Divided RCHF 10:Divided RCMF 11:RFU
25:24	LPUART0CKS	LPUART0 operation clock select 00:LSCLK 01:Divided RCHF 10:Divided RCMF 11:RFU
23:21	-	Reserved, read as 0
20	I2CCKE	I2C operation clock enable
19:18	-	Reserved, read as 0
17:16	I2CCKS	I2C operation clock select 00:APBCLK 01:RCHF 10:SYSCLK 11:RCMF_PSC
15	ATCKE	ATIM operation clock enable register, write 1 enable
14:10	-	Reserved, read as 0
9	UART1CKE	UART1 operation clock enable, write 1 enable
8	UART0CKE	UART0 operation clock enable, write 1 enable
7:6	ATCKS	ATIM operation clock source select register 00:APBCLK2 01:USB PHY BCK 120M 10:APBCLK2 11:PLL double frequency
5:4	-	Reserved, read as 0
3:2	UART1CKS	UART1 operation clock select 00:APBCLK 01:RCHF 10:SYSCLK

bit	name	functional description
		11:RCMF_PSC
1:0	UART0CKS	UART0 operation clock select 00:APBCLK 01:RCHF 10:SYSCLK 11:RCMF_PSC

11.12.25 Peripheral Operation Clock Control Register2 (RCC_OPCCR2)

NAME	RCC_OPCCR2							
Offset	0x00000070							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-	RNGPRSC			-	ADCPRSC		
access	U-0	R/W-000			U-0	R/W-000		
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	USBREFCKE	FLASHCKE	RNGCKE	ADCCKE	USBREFCKS		ADCCKS	
access	R/W-0	R/W-0	R/W-0	R/W-0	R/W-00		R/W-00	
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	- LPTCKE			-		LPTCKS		
access	U-0 R/W-0			U-0		R/W-00		
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	- BTCKE			-		BTCKS		
access	U-0 R/W-0			U-0		R/W-00		

bit	name	functional description
31	-	Reserved, read as 0
30:28	RNGPRSC	RNG operation clock prescaler 000: divided-by-1 001: divided-by-2 010: divided-by-4 011: divided-by-8 100: divided-by-16 101: divided-by-32 110, 111:RFU
27	-	Reserved, read as 0
26:24	ADCPRSC	ADC operation clock prescaler 000: divided-by-1 001: divided-by-2 010: divided-by-4 011: divided-by-8 100: divided-by-16 101: divided-by-32 110/111:RFU
23	USBREFCKE	USB reference clock enable 0: Disable USB reference clock output 1:Enable USBRference clock output
22	FLASHCKE	Flash erase/program clock enable, write 1 enable
21	RNGCKE	RNG operation clock enable, write 1 enable
20	ADCCKE	ADC operation clock enable, write 1 enable

bit	name	functional description
19:18	USBREFCKS	USB reference clock source select 00/11:XTLF(32768Hz) 01:XTHF(12MHz) 10:Divided RCHF
17:16	ADCCCKS	ADC operation clock select 00: RCMF_PSC 01:RCHF 10: XTHF 11:PLL
15:13	-	Reserved, read as 0
12	LPTCKE	LPTIM operation clock enable, write 1 enable
11:10	-	Reserved, read as 0
9:8	LPTCKS	LPTIM operation clock select 00:APBCLK1 01:LSCLK 10:LPOSC 11:RCMF_PSC
7:5	-	Reserved, read as 0
4	BTCKE	BSTIM operation clock enable, write 1 enable
3:2	-	Reserved, read as 0
1:0	BTCKS	BSTIM operation clock source select 00:APBCLK2 01:LSCLK 10:LPOSC 11:RCMF_PSC

11.12.26 PHY Control Register (RCC_PHYCR)

NAME	RCC_PHYCR							
Offset	0x00000074							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-			PHY_PO_NRST_B	PD	PLVREA_DY_33V	BCKPD	NONCR_Y_RSTB
access	U-0			R/W-0	R/W-1	R/W-0	R/W-1	R/W-0

bit	name	functional description
31:5	-	Reserved, read as 0
4	PHY_PONRST_B	USB PHYreset, write 0 enable; the default value is 0 after power-on, write 1 to cancel reset (PHY Power-On_Reset Bar Enable)

bit	name	functional description
		<p>0: Reset USB PHY 1: Cancel reset USB PHY Note: When the system clock comes from the PHY, this register cannot be written with 0;</p> <p><i>In the FM33LC0xxseries, before using USB for communication or using USB BCK clock, this register must be set to cancel the reset of USB PHY</i></p>
3	PD	<p>PHY transceiver power downcontrol signal (PHY Power Down Enable) 1:PHYtransceiver is in standby mode 0:PHYtransceiver is in working mode</p>
2	PLVREADY_33V	<p>VDD15D Voltage ready flag, before using USB PHY, software needs to set this register (Power Low Voltage Ready Enable) 1:VDD15Dvoltage ready 0:VDD15Dvoltage is not ready</p>
1	BCKPD	<p>PHY's BCKmodule enable (Built-in-Clock Power Down Enable) 1:BCK is not enabled and does not output clock 0:BCKis enabled and outputs clock Note: When the system clock comes from PHY, this register cannot write1;</p>
0	NONCRY_RSTB	<p>BCKmodule reset signal (Non-Crystal Reset Bar Enable) 1:BCKreset release 0:BCKreset is valid Note: When the system clock comes from PHY, this register cannot write0;</p>

11.12.27 PHYBCK Control Register (RCC_PHYBCKCR)

NAME	RCC_PHYBCKCR								
Offset	0x00000078								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	-								
access	U-0								
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	-								
access	U-0								
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name	-								
access	CK48M_EN								
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name	CLK_RD_Y	-							
access	R	OUTCLK_SEL							

bit	name	functional description
31:9	-	Reserved, read as 0
8	CK48M_EN	Clock 48MHz output enable (Clock 48Mhz Enable) 1: Allow PHY to output clock 48MHz, must be set before

bit	name	functional description
		USBcommunication 0: Prohibit PHYoutput clock 48MHz
7	CLK_RDY	Clock tracking ready flag (Clock Ready Flag,read only) 1:Clock tracking ready 0:Clock tracking is not ready <i>Note: When OUTCLKSEL=1, this register remains 0</i>
6:1	-	Reserved, read as 0
0	OUTCLKSEL	Clock tracking source select (Output Clock Select) 1: Use CORECLKINreference clock as clock tracking source 0: Use the SOF issued by the USB bus for clock tracking

12 Oscillation fail detection (FDET)

12.1 Low frequency fail detection

FM33LC0XX has an on-chip low-frequency crystal oscillation stop detection circuit. After enabling it, it can continuously detect the XTLF output. When XTLF is found to stop oscillation, an alarm interrupt will be generated. The software can decide whether to automatically switch LSCLK to LPOSOC through the LSCATS register.

When LSCATS=1, when FDET detects that XTLF stops oscillation, the hardware will automatically enable LPOSOC and switch LSCLK to LPOSOC output; when LSCATS=0, stop oscillation detection will only generate an alarm interrupt, and will not automatically switch the clock.

When XTLF is stopped, the software can also switch XTLF by setting LSCTS.

The vibration stop detection circuit is always opened or closed at the same time as XTLF. It cannot be closed separately. Once XTLF is enabled, the vibration stop detection circuit will automatically open; when XTLF is closed, the vibration stop detection will also be automatically closed to avoid false triggering of the vibration stop alarm.

High frequency fail detection

FM33LC0XX has an on-chip high-frequency crystal stop vibration detection circuit, which can be enabled or closed together with the XTHF circuit. After the oscillation stop detection is enabled, the XTHF output can be continuously detected. When XTHF is found to stop oscillating, an alarm interrupt will be generated, and an advanced timer brake signal will be generated; if XTHF is being used directly or indirectly as the system working clock (directly refers to the SYSCLK selection XTHF, indirectly means that SYSCLK is selected as PLL and PLL uses XTHF as input reference clock), then the stop signal will automatically enable RCHF and switch SYSCLK to RCHF to avoid accidental stop of high-frequency crystals and system crashes.

The vibration stop detection circuit is always opened or closed at the same time as XTHF. It cannot be closed separately. Once XTHF is enabled, the vibration stop detection circuit will automatically open; when XTHF is closed, the vibration stop detection will also be automatically turned off to avoid false triggering of the vibration stop alarm. .

The HFDET vibration stop detection threshold is about 200KHz, that is, when the XTHF clock frequency is lower than 200KHz, the vibration stop alarm is triggered; the HFDET working current is about 1.2uA.

12.2 Register

offset	Name	Symbol
FDET(Base address:0x4001A838)		
0x00000000	XTLF Oscillation Fail Detection Interrupt Enable Register	FDET_IER
0x00000004	XTLF Oscillation Fail Detection Interrupt Status Register	FDET_ISR

12.2.1 Fail detection interrupt enable register (FDET_IER)

NAME	FDET_IER							
Offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-						HFDET_IE	LFDET_IE
access	U-0						R/W-0	R/W-0

bit	name	functional description
31:2	-	RFU: Reserved, read as 0
1	HFDET_IE	XTHF fail detect interrupt enable
0	LFDET_IE	XTLF fail detect interrupt enable

12.2.2 Fail detection interrupt flag register (FDET_ISR)

NAME	FDET_ISR							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-						HFDETO	LFDETO
access	U-0						R-0	R-0

bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-					HFDETIF	LFDETIF	
access	U-0					R/W-0	R/W-0	

bit	name	functional description
31:10	-	RFU: Reserved, read as 0
9	HFDETO	XTHF fail detect output 1: XTHF oscillating 0: XTHF stopped
8	LFDETO	XTLF fail detect output 1: XTLF oscillating 0: XTLF stopped
7:2	-	RFU: Reserved, read as 0
1	HFDETIF	XTHF fail detect interrupt flag, write 1 to clear
0	LFDETIF	XTLF fail detect interrupt flag, write 1 to clear

13 Supply voltage detection (SVD)

13.1 Introduction

The supply voltage detection circuit is mainly used to detect the supply of the external mains power supply, to detect the under-voltage or recovery of the external mains power supply in time and to give an interrupt signal. The supply voltage detection circuit can be switched off or periodically enabled to save power.

Features:

- Detect mains power. Interrupt generated when voltage is below or above set threshold
- Under voltage detection range 1.8V~4.8V, 15 level programmable threshold steps, step interval 0.214V
- Voltage detection hysteresis window of 0.1V
- Supports 1 external channel direct input for comparison with internal reference voltage source
- External channel supports 100mV window by setting reference voltage

13.2 Block Diagram




Figure 13-1 Under voltage detection circuit diagram

The SVD has 15 internal channels and one external channel. The internal channel is used for chip power detection and the external channel is used to compare the external input signal with the internal reference voltage.




Figure 13-2 Timing of SVD

13.3 Pin definition

The SVD module can directly detect the chip power supply (VDD), or it can detect the external voltage signal through the SVS pin (PA15).

When detecting SVS input, you need to configure the FCR register of PA15 to 11 (analog function).

13.4 Functional description

The supply voltage detection circuit can be used to detect the supply voltage and the external voltage. The power supply voltage generates 15 detection levels through voltage divider resistors, with a detection range of 1.8V to 4.8V and a step of 0.214V; in addition, it supports one external input detection level. According to the low voltage threshold configuration, if the divided voltage to be detected is lower than the reference voltage, an undervoltage interrupt will be generated to notify the MCU to handle the event in time; and when VDD rises above the threshold (with a hysteresis window of approximately 0.1V), an undervoltage recovery interrupt will be generated.

The power detection circuit can be enabled or disabled by software.

If the chip turns off all clocks after entering the sleep mode, and want to use SVD, you need to set SVD to always enable before sleep, and turn off the digital filtering function.

Working mode description:

- In the always-enabled/internal channel mode, the detection threshold has a window, and the falling threshold and rising threshold window are 0.1V, and the falling threshold is detected when it is not enabled until it is enabled.
- In the always-enable/external channel mode, the input reference voltage is three-level input, 0.8V, 0.75V, 0.7V, and there is no window for the detection threshold. Software cooperation is required, that is, when an undervoltage is detected, the software Increase the threshold gear

by one gear; when non-undervoltage is detected, the software will restore the gear.

13.5 External voltage detection

External voltage detection is achieved via the SVS pin (PA15). The SVS input can be divided by an external resistor or divided by an internal resistor and then input to the comparator for detection. When the external voltage is higher than the chip power supply, it is mandatory to use the external resistor divider to get an SVS input lower than the chip power supply; when the external voltage is lower or equal to the chip power supply, it can be directly connected to the SVS pin and divided by internal resistor divider. The PF11 pin needs to be set to the analog function before using SVS.

The following diagram shows the external supply detection with external resistor divider.




Figure 13-3 SVS detection using external resistor divider

The following diagram shows the external supply detection with internal resistor divider.




Figure 13-4 SVS detection using internal resistor divider

The registers are configured in the following way.

SVSEN	SVDLVL	Description
0	X	The external power supply detection channel is closed, and only the internal power supply voltage is detected
1	1111	External voltage input without internal divider, direct input to comparator for comparison with internal reference voltage
	0000~1110	The external voltage input is first divided by internal resistor and then fed to the comparator to compare with the internal reference See LVL register definition for resistor divider output

13.6 Detection thresholds

The SVSEN and LVL registers allow user to select the voltage detection object and the detection threshold.

Internal power supply detection. $SVSEN = 0$, $\{V1P0EN, V0P95EN, V0P9EN\} = 100$, baseline 1.2V.

SVDLVL	Rising Threshold(V)	Falling Threshold(V)
0000	1.800	1.900
0001	2.014	2.114
0010	2.229	2.329
0011	2.443	2.543
0100	2.657	2.757
0101	2.871	2.971
0110	3.086	3.186

0111	3.300	3.400
1000	3.514	3.614
1001	3.729	3.829
1010	3.943	4.043
1011	4.157	4.257
1100	4.371	4.471
1101	4.586	4.686
1110	4.800	4.900
1111	N/A	N/A

Internal power detection : SVSEN = 0 , {VREF1P2EN, VREF1P1EN, VREF1P0EN} = 010 ,

baseline 1.1V

SVDLVL	Rising Threshold(V)	Falling Threshold(V)
0000	1.650	1.742
0001	1.846	1.938
0010	2.043	2.135
0011	2.239	2.331
0100	2.436	2.527
0101	2.632	2.723
0110	2.829	2.921
0111	3.025	3.117
1000	3.221	3.313
1001	3.418	3.510
1010	3.614	3.706
1011	3.811	3.902
1100	4.007	4.098
1101	4.204	4.296
1110	4.400	4.492
1111	N/A	N/A

Internal power detection : SVSEN = 0 , {VREF1P2EN, VREF1P1EN, VREF1P0EN} = 001 ,

Baseline 1.0V

SVDLVL	Rising Threshold(V)	Falling Threshold(V)
0000	1.500	1.583
0001	1.678	1.762
0010	1.858	1.941
0011	2.036	2.119
0100	2.214	2.298
0101	2.393	2.476
0110	2.572	2.655
0111	2.750	2.833
1000	2.928	3.012
1001	3.108	3.191
1010	3.286	3.369
1011	3.464	3.548

1100	3.643	3.726
1101	3.822	3.905
1110	4.000	4.083
1111	N/A	N/A

External power detection : SVSEN =1 , {VREF1P2EN, VREF1P1EN, VREF1P0EN} = 100 , baseline 1.2V

SVDLVL	Rising Threshold(V)	Falling Threshold(V)
0000	1.800	1.900
0001	2.014	2.114
0010	2.229	2.329
0011	2.443	2.543
0100	2.657	2.757
0101	2.871	2.971
0110	3.086	3.186
0111	3.300	3.400
1000	3.514	3.614
1001	3.729	3.829
1010	3.943	4.043
1011	4.157	4.257
1100	4.371	4.471
1101	4.586	4.686
1110	4.800	4.900
1111	1.2	1.2

External power detection : SVSEN =1 , {VREF1P2EN, VREF1P1EN, VREF1P0EN} = 010 , baseline 1.1V

SVDLVL	Rising Threshold(V)	Falling Threshold(V)
0000	1.650	1.742
0001	1.846	1.938
0010	2.043	2.135
0011	2.239	2.331
0100	2.436	2.527
0101	2.632	2.723
0110	2.829	2.921
0111	3.025	3.117
1000	3.221	3.313
1001	3.418	3.510
1010	3.614	3.706
1011	3.811	3.902
1100	4.007	4.098
1101	4.204	4.296
1110	4.400	4.492
1111	1.1	1.1

External power detection : SVSEN =1 , {VREF1P2EN, VREF1P1EN, VREF1P0EN} = 001 , baseline 1.0V

SVDLVL	Rising Threshold(V)	Falling Threshold(V)
0000	1.500	1.583
0001	1.678	1.762
0010	1.858	1.941
0011	2.036	2.119
0100	2.214	2.298
0101	2.393	2.476
0110	2.572	2.655
0111	2.750	2.833
1000	2.928	3.012
1001	3.108	3.191
1010	3.286	3.369
1011	3.464	3.548
1100	3.643	3.726
1101	3.822	3.905
1110	4.000	4.083
1111	1.0	1.0

13.7 Register

Offset	Name	Symbol
SVD(Base address:0x4001A824)		
0x00000000	SVD Config Register	SVD_CFGR
0x00000004	SVD Control Register	SVD_CR
0x00000008	SVD Interrupt Enable Register	SVD_IER
0x0000000C	SVD Interrupt Status Register	SVD_ISR
0x00000010	SVD reference Voltage Select Register	SVD_VSR

13.7.1 SVD Config Register (SVD_CFGR)

NAME	SVD_CFGR							
offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-				ADSVD_SEL			ADSVD_EN
access	U-0				R/W-110			R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	LVL				DFEN	MOD	-	
access	R/W-0000				R/W-1	R/W-0	U-0	

bit	name	functional description
31:12	-	RFU: Reserved, read as 0
11:9	ADSVD_SEL	ADC supply monitor select 000: 3.300V 001: 3.514V 010: 3.729V 011: 3.943V 100: 4.157V 101: 4.371V 110: 4.586V 111: 4.800V
8	ADSVD_EN	ADC power detection function, it is recommended to turn on this function before using ADC under the 5V system power supply scheme (ADC supply monitor enable) Enable ADC power detection function does not need to enable SVDEN
7:4	LVL	SVD alarm threshold setting, refer to 13.6 power detection threshold for gear definition
3	DFEN	Digital filter enable (must be set to 1 when SVDMODE=1) (digital filter enable) 1: Start digital filtering of SVD output 0: Turn off the digital filter of SVD output

bit	name	functional description
2	MOD	SVD working mode selection, SVD must be set after configuration mode to start SVD (SVD working mode) 0: Always enable mode (write 1 is prohibited)
1:0	-	

13.7.2 SVD Control Register (SVD_CR)

NAME	SVD_CR							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	U-0							
R/W-0	R/W-0							
TE	TE							
EN	EN							
R/W-0	R/W-0							

bit	name	functional description
31:9	-	RFU: Reserved, read as 0
8	TE	SVD test enable, reserved by FMSH
7:2	-	Reserved, read as 0
1	SVSEN	SVS external channel control 0: SVS channel disabled 1: SVS channel enabled When EN = 1, the SVS input can be set to be divided by internal resistors according to the SVDLVL register; if LVL = 1111, then the SVS input is not divided, if LVL != 1111, then the SVS input is divided by the internal resistor.
0	EN	SVD enable 1: Enable SVD 0: disable SVD

13.7.3 SVD Interrupt Enable Register (SVD_IER)

NAME	SVD_IER							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							

access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-						PFIE	PRIE
access	U-0						R/W-0	R/W-0

bit	name	functional description
31:2	-	RFU: Reserved, read as 0
1	PFIE	Power Fall interrupt enable 1: Allow power drop interruption 0: Disable interrupt
0	PRIE	Power Rise interrupt enable 1: Allow power drop interruption 0: Disable interrupt

13.7.4 SVD Reference Voltage Select Register (SVD_ISR)

NAME	SVD_ISR							
Offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-						ADLVDO	
access	U-0						R-x	
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-						SVDO	
access	U-0						R-x	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	SVDR	-					PFF	PRF
access	R-x	U-0					R/W-0	R/W-0

bit	name	functional description
31:17	-	RFU: Reserved, read as 0
16	ADLVDO	ADC power detection output signal, output 1 when ADC power is lower than the set threshold, software read only
15:9	-	RFU: Reserved, read as 0
8	SVDO	SVD power detection output 1: The power supply voltage is higher than the current threshold of SVD 0: The power supply voltage is lower than the current threshold of SVD
7	SVDR	SVD output latch signal, SVD state latched by digital circuit
6:2	-	RFU: Reserved, read as 0
1	PFF	Power fall flag, write 1 to clear
0	PRF	Power rise flag, write 1 to clear

13.7.5 SVD Reference voltage selection register (SVD_VSR)

NAME	SVD_VSR							
Offset	0x000000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit0	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				V1P2EN	V1P1EN	V1P0EN	
access	U-0				R/W-1	R/W-0	R/W-0	

bit	name	functional description
31:3	-	RFU: Reserved, read as 0
2	V1P2EN	1.2V reference enable 1: enable 1.2V reference input 0: disable 1.2V reference input
1	V1P1EN	1.1V reference enable 1: enable 1.1V reference input 0: disable 1.1V reference input
0	V1P0EN	1.0V reference enable 1: enable 1.0V reference input 0: disable 1.0V reference input

14 AES algorithm module (AES)

14.1 AES main features

- Support decryption key extension
- Support for 128-bit/192-bit/256-bit key lengths
- Support Electronic Code Book(ECB), Cipher Block Chaining (CBC), Counter mode (CTR) and Galois Counter Mode(GCM)
- DMA support for automatic data transfer
- Support multiplication under Galois Field (2^{128}); Support Galois Message Authentication Code mode (GMAC)

14.2 Operation Mode

AES module has four operating modes, which are set by MODE[1:0] registers:

- **MODE=1**: Encryption using the key stored in the AES_KEYRx register.
- **MODE=2**: Key extension, which overwrites the encryption key initially stored in the AES_KEYRx register with the key calculation result stored in the internal register after the key extension is completed.
- **MODE=3**: Decryption using the decryption key stored in the AES_KEYRx register.
- **MODE=4**: Key extension and decryption with the encryption key stored in the AES_KEYRx register. (not used in CTR mode)

Users should config the operating mode by MODE[1:0] register. Note that the MODE[1:0] can only be written before the AES module is enabled (EN=0). The KEY register should also be configured before AES enabled. After that, users should configure the data stream processing mode register CHMOD[1:0]. In CBC/CTR/GCM mode, the initial vector register IVR[31:0] also needs to be configured.

Then user can enable AES module(EN=1). In Mode 1/Mode 3/Mode 4, the AES module will wait for the software to write input data to the AES_DINR register, and AES calculation will start after 128 bits data has been written. In Mode 2, the key extension operation is performed immediately after the AES is enabled.

The CCF Flag will be set after the calculation is finished. If CCFIE=1, an interrupt will be generated. Then the software can acquire the 128-bits result by reading the AES_DOUTR register 4 times.

AES also supports DMA mode. By configuring DMAOUTEN=1 and DMAINEN=1, AES can work with DMA to process data continuously without CPU's intervention.

The error flags RDERR and WRERR are set on an incorrect read or write operation, and if ERRIE is enabled, a corresponding error interrupt will be generated.

The AES module can be reset at any time by setting EN=0.

14.3 AES data stream processing modes

AES module has 4 data stream processing modes: ECB, CBC, CTR, GCM.

14.3.1 ECB mode

ECB is the default operating mode. IV registers are not used and each block is computed separately for encryption and decryption. The ECB mode encryption and decryption flow can be described by Figure 14-1 and Figure 14-2.




Figure 14-1 ECB mode encryption




Figure 14-2 ECB mode decryption

14.3.2 CBC mode

Each block of the plaintext data is used after XORed with the encryption result of the previous block as the input block. The first block requires an initial IVRx register value. The XOR operation is performed before encryption and after encryption when decrypting. The CBC mode encryption and decryption flow can be described by Figure14-3 and Figure14-4.




Figure 14-3 CBC mode encryption




Figure 14-4 CBC mode decryption

Note: While AES is working, the AES_IVR register reads as 0x00000000.

14.3.3 Suspend mode

If a higher priority data needs to be processed, the current data processing can be suspended. Suspended data processing can be resumed in both encryption and decryption operation modes. This mode is available only when data flow is managed by CPU, not available in DMA mode.

Before suspending data processing, the user application must respect the following sequence:

1. read out the entire result of a block.
2. Suspend AES by clearing the EN bit to 0 in AES_CR, then save the value of AES_IVRx register, which needs to be written back to AES_IVRx when the data processing is resumed.

The suspend mode sequence can be described by Figure14-5.




Figure 14-5 Suspend mode sequence

14.3.4 CTR mode

In CTR mode, a 32-bit counter and a random number are used as inputs to the encryption and decryption module. The result is XORed with the plaintext data.

The CTR mode encryption and decryption flow can be described by Figure14-6 and Figure14-7.




Figure 14-6 CTR mode encryption




Figure 14-7 CTR mode decryption

Random number (nonce) and 32-bit counter value are stored in AES_IVRx registers as shown in Figure14-8:




Figure 14-8 Storage format of 32-bit counter value and random number

The key extension and decryption mode under CTR mode is regardless.

14.3.5 Suspend mode under CTR mode

Similar to the suspend mode under CBC mode. Refer to suspend mode under CBC mode.

14.3.6 GCM mode

Refer to the documentation *The Galois/Counter Mode of Operation (GCM)*for details.

The GCM encryption is defined according to the following formula:

$$\begin{aligned}
 H &= E(K, 0^{128}) \\
 Y_0 &= \begin{cases} IV \| 0^{31}1 & \text{if } \text{len}(IV) = 96 \\ \text{GHASH}(H, \{\}, IV) & \text{otherwise.} \end{cases} \\
 Y_i &= \text{incr}(Y_{i-1}) \text{ for } i = 1, \dots, n \\
 C_i &= P_i \oplus E(K, Y_i) \text{ for } i = 1, \dots, n - 1 \\
 C_n^* &= P_n^* \oplus \text{MSB}_u(E(K, Y_n)) \\
 T &= \text{MSB}_t(\text{GHASH}(H, A, C) \oplus E(K, Y_0))
 \end{aligned}$$

where the GHASH function is defined as $\text{GHASH}(H, A, C) = X_{m+n+1}$, and X is defined as

$$X_i = \begin{cases} 0 & \text{for } i = 0 \\ (X_{i-1} \oplus A_i) \cdot H & \text{for } i = 1, \dots, m - 1 \\ (X_{m-1} \oplus (A_m^* \| 0^{128-v})) \cdot H & \text{for } i = m \\ (X_{i-1} \oplus C_i) \cdot H & \text{for } i = m + 1, \dots, m + n - 1 \\ (X_{m+n-1} \oplus (C_m^* \| 0^{128-u})) \cdot H & \text{for } i = m + n \\ (X_{m+n} \oplus (\text{len}(A) \| \text{len}(C))) \cdot H & \text{for } i = m + n + 1. \end{cases}$$

The encryption and decryption process of GCM mode can be described by Figure14-9 and Figure14-10.




Figure 14-9 GCM mode encryption




Figure 14-10 GCM mode decryption

The E_K in the diagram indicates the AES encryption module. multH module performs a multiplication under GF(2^{128}) domain. Incr indicates the counter plus one.

In GCM mode the hardware AES module and multH module are dispatched by software. The process of GCM mode encryption and decryption is same as CTR mode. The authentication process is implemented by the software using multH module.

14.3.7 MultH module

Multiplication under GF(2^{128}) domains implemented using the following algorithm.

Algorithm 1 Multiplication in $GF(2^{128})$. Computes the value of $Z = X \cdot Y$, where X, Y and $Z \in GF(2^{128})$.

```

 $Z \leftarrow 0, V \leftarrow X$ 
for  $i = 0$  to  $127$  do
    if  $Y_i = 1$  then
         $Z \leftarrow Z \oplus V$ 
    end if
    if  $V_{127} = 0$  then
         $V \leftarrow \text{rightshift}(V)$ 
    else
         $V \leftarrow \text{rightshift}(V) \oplus R$ 
    end if
end for
return  $Z$ 
```

The input and output registers of the MultH module are multiplexed with those of AES. The block diagram of MultH module can be described by Figure14-11.




Figure 14-11 MultH module block diagram

The input registers of MultH module are AES input registers AES_DINR and AESHx. The output registers are multiplexed with AES_IVR registers. The User application should respect following sequence to use the MultH module:

1. Configure CHMOD[1:0] register to MultH mode
2. Write the 128-bits input and output to AESHx and AES_IVR registers
3. Set the EN bit to 1, write data to AES_DINR
4. Wait for CCF to set up, which indicates that the calculation has finished.

Note: Because the registers are multiplexed, calling multH will erase the AES registers. Therefore, if you want to perform AES calculation after using the MultH module for calculation, you need to rewrite the relevant registers.

14.3.8 Recommended GCM Process

The implementation of GCM mode requires hardware and software cooperation, and this document provides a recommended way to implement it.

The encryption and decryption process of GCM mode is the same as CTR mode. Only MultH module is used for authentication process.


The recommended GCM Process is described as following:

- The AES module is invoked to calculate H.
- The AES module is invoked to calculate E(K, Y0).
- Use CTR mode to start AES encryption and decryption of continuous data. Initial value of IV register is Y1.
- Perform Continuous calculation of GHASH using multH module
- The value of tag can be calculated by the XOR result of the final GHASH result and E(K, Y0).


14.4 Data type

AES reads and writes 32 bits of data at a time, and each 32 bits can be exchanged in a different order according to the setting of the DATATYPE[1:0] register as shown in Figure14-12.


Datatype 2'b00 : non-exchange



Datatype 2'b01 : half-word exchange



Datatype 2'b10 : byte exchange



Datatype 2'b11 : bit exchange




Figure 14-12 Data storage format under different data type

14.5 Operation Sequence

14.5.1 Mode 1: Encryption

- Set EN=0 to reset AES
- Set mode register MODE[1:0]=00, set stream data processing mode register CHMOD[1:0]
- Write AES_KEYRx register, and if under CTR and CBC mode user should also write AES_IVRx register
- Set EN=1 to enable AES
- Input the data by writing 4 times to AES_DINR register
- Wait for the CCF flag to set
- Read 4 times from AES_DOUTR for the entire encryption result
- For the same key, repeat steps 5,6,7 to encrypt the next 128bit block

The operation sequence can be described by Figure14-13.




Figure 14-13 Operation sequence of Mode 1: Encryption

14.5.2 Mode 2: Key expansion

- Set EN=0 to reset AES
- Set mode register MODE[1:0]=01 and do not care CHMOD[1:0]
- Write AES_KEYRx register
- Set EN=1 to enable AES
- Wait for the CCF flag to set
- Clear The CCF flag. The expanded key is automatically written back to the AES_KEYRx register. You can read the AES_KEYRx register to get the result if needed. To re-calculate the expanded key, repeat steps 3,4,5,6.

The operation sequence can be described by Figure14-14.




Figure 14-14 Operation sequence of Mode 2: Key expansion

14.5.3 Mode 3: Decryption

- Set EN=0 to reset AES
- Set mode register MODE[1:0]=10, set stream data processing mode register CHMOD[1:0]
- Write AES_KEYRx register (skip this step if the derived key is already calculated by mode 2), and if under CTR and CBC mode the user should also write AES_IVRx register.
- Set EN=1 to enable AES
- Input the data by writing 4 times to AES_DINR register
- Wait for the CCF flag to set
- Read 4 times from AES_DOUTR for the entire decryption result
- For the same key, repeat steps 5,6,7 to decrypt the next 128bit block

The operation sequence can be described by Figure 14- 15.




Figure 14-15 Operation sequence of Mode 3: Decryption

14.5.4 Mode 4: Key expansion + Decryption

- Set EN=0 to reset AES
- Set mode register MODE[1:0]=11, set stream data processing mode register CHMOD[1:0]. This mode is disabled under CTR mode. If the user sets MODE[1:0]=11 and CHMOD[1:0]=10, AES module will be forced to enter CTR decryption mode.
- Write AES_KEYRx register, and if under CBC mode the user should also write AES_IVRx register.
- Set EN=1 to enable AES
- Input the data by writing 4 times to AES_DINR register
- Wait for the CCF flag to set
- Read 4 times from AES_DOUTR for the entire decryption result
- For the same key, repeat steps 5,6,7 to decrypt the next 128bit block

Note: *The AES_KEYRx register in this mode always stores the cipher key, and the derived key is recalculated internally each time without being stored in the AES_KEYRx register.*

The operation sequence can be described by Figure14-16.




Figure 14-16 Operation sequence of Mode 4: Key expansion + decryption

14.5.5 Using the MultH module

- Set EN=0 to reset AES
- Set stream data processing mode register CHMOD[1:0] = 11. The value of MODE[1:0] register under this mode cannot be 01(mode2: Key expansion). Configuring both MODE[1:0]=01 and CHMOD[1:0]=11 will result in key expansion operation due to higher priority of MODE[1:0] register
- Write the AES_KEYRx register, the high 128bit is the output value of the previous calculation, if it is the first round of calculation, the initial value is 0x00000000. The lower 128bit is the value of H.

- Set EN=1 to enable the multH module
- Input the data by writing 4 times to AES_DINR register. The MultH module will XOR the last calculation result and the value written into AES_DINR register as the multiplier of the multH module. So assigning the result of the last calculation to 0x00000000 directly making the input value of AES_DINR register as the multiplier of multH module
- Wait for the CCF flag to set
- Reads the calculation result from the AES_IVR register
- For the same H, repeat steps 5,6 for continuous calculations, which is how a GMAC is implemented.

The operation sequence can be described by Figure14-17.




Figure 14-17 Operation sequence of using MultH module

14.6 DMA Interface

- An input request channel: When DMAINEN=1, a DMA request is initiated whenever AES needs input data to be written to the AES_DINR register.
- An output request channel: When DMAOUTEN=1, a DMA request is initiated whenever AES needs to output data from the AES_DOUTR register.

Four DMA requests are generated in each phase, and the requests will generate continuously until the AES module is disabled. 128 bits of data are automatically fetched for the next calculation after the AES calculation.

Note: The CCF flag may be high when DMAOUTEN=1 in DMA mode.




Figure 14-18 DMA request and data transfer sequence while input




Figure 14-19 DMA request and data transfer sequence while output

14.6.1 MultH Module Interfaces with DMA

MultH calculations can also be done via DMA. When DMAINEN=1 and CHMOD[1:0]=11, a DMA request is initiated whenever AES needs input data to be written to the AES_DINR register. Setting DMAOUTEN=1 is invalidate under this mode and AES module will not generate DMA requests.

14.7 Error flags

A read operation occurs during the compute and input phases will set RDERR.

A write operation occurs during the compute and output phases will set WRERR.

The AES module will not be automatically stopped by the hardware after an error is generated, but it continues to operate as normal.

14.8 Register

Offset	Name	Symbol
AES(Module Base Address:0x4001B800)		
0x00000000	AES Control Register	AES_CR
0x00000004	AES Interrupt Enable Register	AES_IER
0x00000008	AES Interrupt Status Register	AES_ISR
0x0000000C	AES Data Input Register	AES_DIR
0x00000010	AES Data Output Register	AES_DOR
0x00000014	AES Key Register 0	AES_KEY0
0x00000018	AES Key Register 1	AES_KEY1
0x0000001C	AES Key Register 2	AES_KEY2
0x00000020	AES Key Register 3	AES_KEY3
0x00000024	AES Key Register 4	AES_KEY4
0x00000028	AES Key Register 5	AES_KEY5
0x0000002C	AES Key Register 6	AES_KEY6
0x00000030	AES Key Register 7	AES_KEY7
0x00000034	AES Initial Vector Register 0	AES_IVR0
0x00000038	AES Initial Vector Register 1	AES_IVR1
0x0000003C	AES Initial Vector Register 2	AES_IVR2
0x00000040	AES Initial Vector Register 3	AES_IVR3

14.8.1 AES Control Register (AES_CR)

NAME	AES_CR							
offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	KEYLEN		DMAOE N	DMAIEN	-	-	-
access	U-0	R/W-00		R/W-0	R/W-0	U-0	U-0	U-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	CHMOD		MODE		DATATYP		EN
access	U-0	R/W-00		R/W-00		R/W-00		R/W-0

Bit	Name	Description
31:15	-	Reserved, read as 0
14:13	KEYLEN	AES Key Length 00: 128-bit 01: 192-bit 10: 256-bit 11: Reserved

Bit	Name	Description
		Cannot be modified when EN=1.
12	DMAOEN	DMA Output Enable 0: Disable DMA output 1: Enable DMA output The AES module will automatically generate AES->RAM transfer requests under mode 1, mode 3 and mode 4 after setting this bit to 1. Requests will not be generated in mode 2.
11	DMAIEN	DMA Input Enable 0: Disable DMA input 1: Enable DMA input The AES module will automatically generate RAM->AES transfer requests under mode 1, mode 3, mode 4 and MultH mode after setting this bit to 1. Requests will not be generated in mode 2.
10:7	-	Reserved, read as 0
6:5	CHMOD	AES Mode 00: ECB 01: CBC 10: CTR 11: Use MultH module Cannot be modified when EN=1.
4:3	MODE	AES OperationMode Configure MODE=2'b11 when CHMOD=2'b10, AES will be executed according to the case of MODE=2'b10. That is, configure MODE toMode 4 under CTR mode will automatically enter the decryption mode of CTR. 00: Mode 1: Encryption 01: Mode 2: Key expansion 10: Mode 3: Decryption 11: Mode 4: Key expansion + Decryption Cannot be modified when EN=1.
2:1	DATATYP	AES Data Type Specific exchange rules can be found in the AES Data Types section. 00: 32-bit data. No swapping for each word 01: 16-bit data with half-word swapping 10: 8-bit data with byte swapping 11: 1-bit data with bit swapping Cannot be modified when EN=1.
0	EN	AES Enable This bit can be cleared at any time to reset the AES module. In mode 2 this bit is automatically cleared by hardware after a calculation is completed. 0: Disable AES 1: Enable AES

14.8.2 AES Interrupt Enable Register (AES_IER)

NAME	AES_IER							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24

name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				WRERR_IE	RDERR_IE	CCF_IE	
access	U-0				R/W-0	R/W-0	R/W-0	

Bit	Name	Description
31:3	-	Reserved, read as 0
2	WRERR_IE	Write Error Interrupt Enable 0: Disable Write Error Interrupt 1: Enable Write Error Interrupt
1	RDERR_IE	Read Error Interrupt Enable 0: Disable Read Error Interrupt 1: Enable Read Error Interrupt
0	CCF_IE	Calculation Complete Interrupt Enable 0: Disable Calculation Complete Interrupt 1: Enable Calculation Complete Interrupt

14.8.3 AES Interrupt Status Register (AES_ISR)

NAME	AES_ISR							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				WRERR	RDERR	CCF	
access	U-0				R/W-0	R/W-0	R/W-0	

Bit	Name	Description
31:3	-	Reserved, read as 0
2	WRERR	Write Error Interrupt Flag This flag is set by hardware when write error occurred. It is cleared by software by writing 1 to this bit.
1	RDERR	Read Error Interrupt Flag This flag is set by hardware when read error occurred. It is

Bit	Name	Description
		cleared by software by writing 1 to this bit.
0	CCF	AES Calculation CompleteFlag This flag is set by hardware when AES calculation has completed. It is cleared by software by writing 1 to this bit.

14.8.4 AES Data Input Register (AES_DIR)

NAME	AES_DIR							
offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	DIN[31:24]							
access	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	DIN[23:16]							
access	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DIN[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DIN[7:0]							
access	R/W-0000 0000							

Bit	Name	Description
31:0	DIN	AES Data Input register, when inputting data, should write to this register 4 times continuously. Mode 1 (Encryption): Write plaintext from MSB to LSB in 4 times. Mode 2 (Key expansion): No need to write this register Mode 3 and Mode 4 (Decryption): Write the ciphertext from MSB to LSB in 4 times. MultiH Mode: Write the multiplier A or C from MSB to LSB in 4 times.

14.8.5 AES Data Output Register (AES_DOR)

NAME	AES_DOR							
offset	0x00000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	DOUT[31:24]							
access	R-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	DOUT[23:16]							
access	R-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DOUT[15:8]							
access	R-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

name	DOUT[7:0]
access	R-0000 0000

Bit	Name	Description
31:0	DOUT	<p>AES Data Output register. User can read out the result of encryption and decryption in four times when AES calculation is finished.</p> <p>Mode 1 (Encryption): Read out the cipher text from MSB to LSB in 4 times.</p> <p>Mode 2 (Key expansion): no use.</p> <p>Mode 3 and Mode 4 (Decryption): Output the plaintext from MSB to LSB in 4 times.</p> <p>MultH mode: the result of the operation is stored in the IVR register, so there's no need to read the AES_DOUTR register.</p>

14.8.6 AES Key Registerx (AES_KEYx)

NAME	AES_KEYx(x=0,1,2,3,4,5,6,7)							
Offset	0x00000014 + x*0x04							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	KEYx[31:24]							
access	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	KEYx[23:16]							
access	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	KEYx[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	KEYx[7:0]							
access	R/W-0000 0000							

Bit	Name	Description
31:0	KEYx	<p>AES Key</p> <p>At most 256-bit, AESKEY0 stores the lowest 32bit, AESLKEY7 stores the highest 32bit.</p> <p>AESKEY0~3 store H[127:0] in MultH mode</p>

14.8.7 AES Initial Vector Register x (AES_IVRx)

NAME	AES_IVRx(x=0,1,2,3)							
Offset	0x00000034 + x*0x04							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	IVRx[31:24]							
access	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	IVRx[23:16]							
access	R/W-0000 0000							

bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	IVRx[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	IVRx[7:0]							
access	R/W-0000 0000							

Bit	Name	Description
31:0	IVRx	AES calculates a 128bit initial vector and saves the calculation result in MultH mode.

15 True random number generator (TRNG)

15.1 Introduction

FM33LC0XX uses two True random noise sources of Galois as true random number seed, and combines with simple online detection (32-bit all 0 and all 1 detection), LFSR post-processing and pseudo-random LFSR to form a true random number generator.

TRNG's start-up testing and full online testing require firmware implementation.

Galois noise source sampling and LFSR is recommended to use a 4MHz clock. The interval between two fetching of 32bit random numbers should not be less than 32 clock cycles.

The true random number generator has passed the FIPS PUB140-2 test with a success rate of 99.9%.

15.2 Functional description

15.2.1 Random number generation

The following figure shows the block diagram of the true random number generator.




Figure 15-1 True random number generation module

The true random noise sources are 2 Galois ring oscillators. The output of Galois ring oscillators are XORed in the digital circuit and sampled by the system clock, and then processed by LFSR. Before LFSR post-processing, random number online detection is carried out. If 32 bits continuous 0 or 1 are found, TRNG failure alarm interrupt will be generated. At the same time, in order to avoid the poor randomness, another set of LFSR is used to produce a sequence of pseudo random number. And two sets of LFSR are XORed to generate final random data.

15.2.2 Operating clock

The operating clock of random number generator is the divided version of RCHF which is independent of APBCLK. In order to ensure the quality of random numbers, it is generally recommended that 4M clock be used as the random number operating clock, and the frequency divider register (OPCCON2.RNGPRSC) in CMU module should be configured according to the 4MHz target frequency. The clock diagram is as follows:



Figure 15-2 Clock for TRNG

15.2.3 Random number read

When the TRNG module is enabled, the true random noise source and the LFSR post-processing module start to work simultaneously. The software reads out 32 bits of random numbers each time by reading the RNGOUT register. Since the LFSR length is 32 bits, in order to ensure the quality of random numbers, the application should ensure that the interval between two reads of RNGOUT is greater than 32 cycles of TRNG_CLK.

For example, assuming that TRNG_CLK is 4MHz, the interval between two readings to RNGOUT register should not be less than 8us.

15.2.4 CRC calculation

The LFSR used for post-processing can also be used for CRC calculations. During CRC operation, two groups of 32-bit registers are used as input data register and CRC shifting register, and 32-bit data can be calculated at one time. Before CRC operation, the CPU needs to inquire whether the current LFSR is occupied. If LFSR is idle, CRC function can be used. Once the CPU starts the CRC operation, the LFSR is automatically set to the reset value, and then 32bits data shifting is carried out. After the calculation, the CRC start register is cleared without interruption. After starting CRC, the software should keep polling the start register status until the end of the calculation.

CRC polynomial:

$$\text{CRC32} = X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X^1 + X^0$$

Software operation flow:

- Polling LFSR_BUSY to confirm that LFSR is not occupied
- Writes the data to CRCDATA0~3
- Set CRC_EN
- Polling and wait for CRC_EN to be cleared
- Reads the result from LFSROUT0~3

15.3 Register

Offset	Name	Symbol
RNGCTL(base address:0x4001A868)		
0x00000000	Random Number Generator Control Register	RNGCTL_CR

15.3.1 Random Number Generator Control Register (RNGCTL_CR)

NAME	RNGCTL_CR							
offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	U-0							

bit	name	functional description
31:1	-	RFU:Reserved, read as 0
0	EN	RNGenable register, software writes 1 to enable (RNG enable) 1: Enable RNG 0: Disable RNG

15.4 Register

Offset	Name						Symbol
RNG (base address: 0x4001BC00)							
0x00000004	Random Number Register	Generator	Data	Output	RNG_DOR		

Offset	Name	Symbol
0x000000010	Random Number Generator Status Register	RNG_SR
0x000000014	CRCControl Register	RNG_CRCCTR
0x000000018	CRC Data Input Register	RNG_CRCDIR
0x00000001C	CRC Status Register	RNG_CRCCSR

15.4.1 Random Number Generator Data Output Register (RNG_DOR)

NAME	RNG_DOR							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	RNGOUT[31:24]							
access	R-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	RNGOUT[23:16]							
access	R-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	RNGOUT[15:8]							
access	R-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	RNGOUT[7:0]							
access	R-0000 0000							

bit	name	functional description
31:0	RNGOUT	Random number result or CRC result register (RNG output, read-only)

15.4.2 Random Number Generator Status Register (RNG_SR)

NAME	RNG_SR							
Offset	0x00000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	LFSREN RNF							
							R-0	R/W-0

bit	name	functional description
-----	------	------------------------

bit	name	functional description
31:2	-	RFU:Reserved, read as 0
1	LFSREN	LFSRstatus flag, read-only 1: LFSR is running 0: LFSR is not running, CRC can be performed
0	RNF	Random Number generation failureflag 1: The random number failed to pass the quality test 0: Random number passed quality detection

15.4.3 CRC Control Register (RNG_CRCCR)

NAME	RNG_CRCCR							
Offset	0x00000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	U-0							
	CRCEN							
access	R/W-0							

bit	name	functional description
31:1	-	RFU:Reserved, read as 0
0	CRCEN	CRCenable control register, software write 1 start CRC, automatically cleared by hardware after CRC calculation is finished (CRC enable) 1:CRCEnable 0:CRCDisable

15.4.4 CRC Data Input Register (RNG_CRCDIR)

NAME	RNG_CRCDIR							
Offset	0x00000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	CRCIN[31:24]							
access	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	CRCIN[23:16]							
access	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	CRCIN[15:8]							

access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	CRCIN[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:0	CRCIN	CRC Data Input Register

15.4.5 CRC Status Register (RNG_CRCCSR)

NAME	RNG_CRCCSR							
Offset	0x0000001C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	U-0							
								CRCDONE
								E
								R/W-0

bit	name	functional description
31:1	-	RFU:Reserved, read as 0
0	CRCDONE	CRC calculation done flag, software write 0 to clear 1:CRCCalculation was completed 0:CRCCalculation was not completed

16 Operational amplifier (OPA)

16.1 Introduction

- Two independent operational amplifiers
- Input voltage range rail-to-rail
- GBW is 1.6MHz
- Typical power consumption is less than 123uA
- Low power mode is less than 1.4uA, low power mode is only used in comparator mode
- Maximum drive current is 500uA
- Support standalone mode, buffer mode, PGA mode (x2, x4, x8, x16, OPA1 only), comparator mode
- Typical input offset +/-3mv, support user calibration
- OPA output can be connected to ADC for input signal pre-amplification and impedance matching

16.2 Block Diagram

The following figure is a block diagram of a single OPA1:




Figure 16-1 OPA1 circuit block diagram

The following figure shows the block diagram of OPA2:




Figure 16-2 OPA2 circuit block diagram

Choose different AMUX channels according to the register configuration, which can realize different open-loop and closed-loop applications, such as comparator (input configurable), buffer, PGA (built-in feedback resistor); independent operational amplifier. The output can be derived from IO, or connected to ADC, can also generate digital signal or interrupt output.

The following figure is a schematic diagram of the connection relationship when OPA is used as an ADC front-end amplification application:




Figure 16-3 OPA is used as ADC front-end amplification

16.3 Pin definition

The OPA module has multiple analog input and output ports, which are multiplexed onto multiple GPIOs.

PIN	OPAx	Name	FUCTION
PB10	OPA1	OPA1_INN1	Opampnegativeinput
PB11		OPA1_INP1	Opamppositiveinput
PA6		OPA1_INN2	Opampnegativeinput
PA7		OPA1_INP2	Opamppositiveinput
PC4		OPA1_OUT	Opampoutput
PB13	OPA2	OPA2_INN1	Opampnegativeinput
PB14		OPA2_INP1	Opamppositiveinput
PC0		OPA2_INN2	Opampnegativeinput
PC1		OPA2_INP2	Opamppositiveinput
PC5		OPA2_OUT	Opampoutput

Table 16-1 OPA pin definition

16.4 Function description

OPA supports standalone mode, buffer mode and PGA mode (x2, x4, x8, x16)

16.4.1 Standalone mode

In this mode, the input and output of the OPA are directly connected to the resistance channel of the GPIO of the chip. By connecting the feedback resistor off-chip, the user can flexibly adjust the negative feedback gain of the operational amplifier, as shown in the following figure:




Figure 16-4 OPA standalone mode

Pay attention to the ESD resistance inside the PAD resistance channel.

Software configuration method:

- Configure OPAXCR.VPSEL and VNSEL to select input IO
- Configure OPAXCR.OPAxMOD to 00, that is, standalone mode
- Enable OPAX

16.4.2 Comparator mode

In standalone mode, if the off-chip feedback resistor is disconnected, the comparator function can be provided. The positive terminal of the comparator comes from the GPIO analog channel input, and the negative terminal comes from GPIO or VREF1p22 and its buffer divider. Note that the comparator interrupt and trigger signal output will only be generated in the comparator mode.




Figure 16-5 OPA comparator mode

The VREF voltage divider structure is shown in the figure below, where the VREF Buffer output can be adjusted to avoid the influence of the discreteness of VREF itself.




Figure 16-6 OPA comparator reference voltage generation

OPA1 and OPA2 share the same VREF BUFFER, which is enabled through OPA1CR.BUENB. OPA1.BUFBYP can be configured to bypass this BUFFER.

Software configuration method:

- Configure OPAxCR.VPSEL and VNSEL to select input signal source
- Enable VREF and VREF_BUFFER
- Wait for the VREF buffer output to establish
- Configure OPAxCR.OPAxMOD to 01, which is the comparator mode
- Enable OPAx

Comparator output digital filtering

In OPA comparator mode, its output is a digital signal, supporting digital filtering function.

Digital filtering can be enabled or disabled through the CMPxDF register. After enabling digital filtering, the digital circuit uses APBCLK to continuously sample the output of the comparator. Only when the 3-beat sampling results are consistent, it is considered a legal level. The figure below is a schematic diagram of digital filtering.




Figure 16-7 OPA comparator output digital filter

16.4.2.1 Comparator power mode

Comparator supports three power modes:

Mode	Power consumption	Output delay	Condition
Fast mode	80uA	<10us	Enable BGQS, OPAxLPM=0
Low power mode	<10uA	<30us	Enable BGQS, OPAxLPM=1
Ultra low power mode	1.5uA	200us	Disable BGQS, OPAxLPM=1

Table 16-2 OPA comparator mode

Fast mode and Low power mode need to enable BGQS, so it can work in Active/LP Active/LP Run/Sleep mode. In DeepSleep mode, because BGQS is disabled, only Ultra low power mode can be used.

16.4.3 Buffer mode

In buffer mode, OPA can be used to provide impedance adjustment for ADC input. When the input signal frequency is compatible with OPA's GBW, OPA configured in buffer mode can enhance the driving capability of ADC input signals.




Figure 16-8 OPA buffer mode

Software configuration method:

- Configure OPAXCR.VPSEL and VNSEL to select input IO
- Configure OPAXCR.OPAXMOD to 11, that is, buffer mode
- Enable OPAX

16.4.4 PGA mode

In PGA mode, by adjusting the resistance of the on-chip resistor, a fixed-gain amplification effect can be achieved without connecting an off-chip feedback resistor.

Only OPA1 supports PGA mode, and the supported gains are x2, x4, x8, x16.




Figure 16-9 OPA PGA mode

By configuring the VN_SEL register and connecting an off-chip capacitor between OPA1_OUT and OPA1_INN, loop filtering can be implemented, as shown in the following figure:




Figure 16-10 OPA loop filtering

Software configuration method:

- Configure OPA1CR.VPSEL and VNSEL to select input IO
- Configure OPA1CR.OPA1MOD to 10, that is, PGA mode
- Configure OPA1CR.PGA_GAIN to select gain multiple
- If off-chip loop filtering is required, set OPA1CR.VN_EXC
- Enable OPA1

16.4.5 Offset calibration

The calibration function is used to cancel the input offset voltage of the OPA. In order to avoid the impact of packaging stress, calibration can be performed during the finished product test, or by the user after reflow soldering. The calibration is completely realized by software operation. The software compensates the inherent input offset voltage by adjusting the magnitude of the mirror current of the input differential pair, and realizes the calibration by reading the OPA input. When calibrating the N differential pair, the positive and negative inputs are shorted to 3/4VDD, and when calibrating the P differential pair, the positive and negative inputs are shorted to 1/4VDD.

User calibration needs to be carried out according to the following steps:

- Set OPA to BUFFER mode
- Apply a voltage of 3/4 VDD to the OPA_INP pin to calibrate the N-side offset

- Enable NCAL_EN, rewrite OPAX_NCAL register until OPA_OUT output voltage is equal to OPA_INP
- Disable NCAL_EN and save the calibration value
- Apply 1/4 VDD voltage to OPA_INP pin to calibrate P-side offset
- Enable PCAL_EN and rewrite OPAX_PCAL register until OPA_OUT output voltage is equal to OPA_INP
- Disable PCAL_EN and save the calibration value

Note: The accuracy of user offset calibration largely depends on the input voltage accuracy and output voltage measurement accuracy. The typical adjustment step length of the calibration circuit is 1.5mV

16.4.6 Low power comparator

OPA can enter low power mode in the comparator mode. At this time, the typical power consumption is 1.3uA. It is configured to enter through the OPA1LPM and OPA2LPM registers to obtain the function of a low power comparator.

Use comparator to wake up in sleep mode

When the chip is in Sleep/DeepSleep mode, the chip can be awakened by the rising interrupt or falling interrupt output by the low power comparator. The interrupt generation does not require clock, so MCU asynchronous wake-up can be achieved in the case of deep sleep.

16.4.7 Interrupt and trigger signal output

When OPA is configured in comparator mode, it can generate comparator interrupt and trigger signals for other peripheral modules.

Comparator interrupt

After OPA is configured as a comparator, independent interrupt events can be generated on the rising and falling edges of the comparator output. The OPAIE register can enable or disable interrupt output. The OPAXIF flag register is set when an interrupt event occurs, and cleared by software by writing 1. The software can also directly read the output value of the comparator through the OAPSTA register.




Figure 16-11 OPA comparator interrupt generation

16.4.8 OPA in low power mode

Since the OPA power supply is powered by VDDA, there is no low power consumption limit, and it can keep working in any low power consumption mode, which is determined by the software configuration.

Note that OPA requires BGQS, when entering DeepSleep or RTCBKP with OPA enabled, the digital circuit cannot turn off BGQS. When OPA is configured in comparator mode, BGQS is not required, but VREF1p22 needs to be enabled.

16.5 Register

Offset	Name	Symbol
OPA1(base address:0x4001A844)		
0x00000000	OPA1 Control Register	OPA1_CR
0x00000004	OPA1 Calibration Register	OPA1_CALR
0x00000008	OPA1 Interrupt Enable Register	OPA1_IER
0x0000000C	OPA1 Interrupt Status Register	OPA1_ISR
OPA2(base address:0x4001A854)		
0x00000000	OPA2 Control Register	OPA2_CR
0x00000004	OPA2 Calibration Register	OPA2_CALR
0x00000008	OPA2 Interrupt Enable Register	OPA2_IER
0x0000000C	OPA2 Interrupt Status Register	OPA2_ISR

16.5.1 OPA1 Control Register (OPA1_CR)

NAME	OPA1_CR							
Offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	BUFENB	BUFBYP				-		
access	R/W-1	R/W-0				U-0		
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name					-			
access					U-0			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name			-			VNSEL		VPSEL
access			U-0			R/W-111		R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DF	VN_EXC	PGA_GAIN		MOD		LPM	EN
access	R/W-0	R/W-0	R/W-00		R/W-00		R/W-0	R/W-0

bit	name	functional description
31	BUFENB	VREF BUFFERenable bar 0: Enable VREF BUFFER 1:Disable VREF BUFFER
30	BUFBYP	VREF BUFFERbypass enable 0:Not bypass VREF BUFFER 1: Bypass VREF BUFFER
29:12	-	RFU: Reserved, read as 0
11:9	VNSEL	OPA1 negative input select 000:OPA1_INN1 001:OPA1_INN2 010:VREF 011:3/4 VREF 100:1/2 VREF 101:1/4 VREF 110:1/8 VREF 111:1/8 VREF
8	VPSEL	OPA1 positive input select

bit	name	functional description
		0:OPA1_INP1 1:OPA1_INP2
7	DF	OPA1 comparator mode digital filter enable (Only OPA is configured to be valid in comparator mode) 0:Disable the comparator output digital filter 1:Enable the comparator output digital filter
6	VN_EXC	OPA1 negative input connected to GPIO enable, only valid when OPA1MOD=10 0:OPA1 negative input is not connected to GPIO in PGA mode 1:OPA1 negative input is connected to GPIO in PGA mode
5:4	PGA_GAIN	PGA gain select 00:PGAGainx2 01:PGAGain x4 10:PGAGain x8 11:PGAGainx16
3:2	MOD	OPA1 mode 00: Standalonemode 01:Comparator mode 10: PGA mode 11: Buffermode
1	LPM	OPA1 low power control register 0:Normal mode 1: Low power mode
0	EN	OPA1enable register 0:Disable OPA1 1:Enable OPA1

16.5.2 OPA1 Calibration Register (OPA1_CALR)

NAME	OPA1_CALR								
Offset	0x00000004								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	NCAL_EN	-							
access	R/W-0	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	-		NCAL						
access	U-0		R/W-0 0000						
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name	PCAL_EN	-							
access	R/W-0	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name	-		PCAL						
access	U-0		R/W-0 0000						

bit	name	functional description
31	NCAL_EN	OPA1 negative input calibration enable,1 is valid
30:21	-	RFU: Reserved, read as 0
20:16	NCAL	OPA1 negative input calibration trim signal, the highest bit is the sign bit

bit	name	functional description
		01111:Maximum output voltage decrease 00001:Minimum output voltage decrease 00000:Output voltage unchanged 10000:Output voltage unchanged 10001:Minimum output voltage increase 11111:Maximum output voltage increase
15	PCAL_EN	OPA1positive input calibration enable,1is valid
14:5	-	RFU: Reserved, read as 0
4:0	PCAL	OPA1 positive input calibrationtrimsignal, the highest bit is the sign bit 01111:Maximum output voltage decrease 00001:Minimum output voltage decrease 00000:Output voltage unchanged 10000:Output voltage unchanged 10001:Minimum output voltage increase 11111:Maximum output voltage increase

16.5.3 OPA1 Interrupt Enable Register (OPA1_IER)

NAME	OPA1_IER							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-						FIE	RIE
access	U-0						R/W-0	R/W-0

bit	name	functional description
31:2	-	RFU: Reserved, read as 0
1	FIE	OPA1 comparator mode fall interrupt enable 1: Enable interrupt input 0: Disable interrupt input
0	RIE	OPA1 comparator mode rise interrupt enable 1: Enable interrupt input 0: Disable interrupt input

16.5.4 OPA1 Interrupt Status Register (OPA1_ISR)

NAME	OPA1_ISR							
Offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-	-	-	-	-	-	-	-
access	U-0	-	-	-	-	-	-	-
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-	-	-	-	-	-	-	-
access	U-0	-	-	-	-	-	-	-
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	OUT	-	-	-	-	-	-	-
access	R	U-0	-	-	-	-	-	-
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	-	-	-	-	-	FIF	RIF
access	U-0	-	-	-	-	-	R/W-0	R/W-0

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15	OUT	OPA1 comparator mode output, read only
14:2	-	RFU: Reserved, read as 0
1	FIF	OPA1 comparator mode fall interrupt flag, hardware set, write 1 to clear
0	RIF	OPA1 comparator mode rise interrupt flag, hardware set, write 1 to clear

16.5.5 OPA2 Control Register (OPA2_CR)

NAME	OPA2_CR							
Offset	0x00000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-	-	-	-	-	-	-	-
access	U-0	-	-	-	-	-	-	-
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-	-	-	-	-	-	-	-
access	U-0	-	-	-	-	-	-	-
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	-	-	-	VNSEL	-	-	VPSEL
access	U-0	-	-	-	R/W-111	-	-	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DF	-	-	-	MOD	-	LPM	EN
access	R/W-0	U-0	-	-	R/W-00	-	R/W-0	R/W-0

bit	name	functional description
31:12	-	RFU: Reserved, read as 0
11:9	VNSEL	OPA2 negative input select 000:OPA2_INN1 001:OPA2_INN2

bit	name	functional description
		010:VREF 011:3/4 VREF 100: 1/2 VREF 101:1/4 VREF 110:1/8 VREF 111:1/8 VREF
8	VPSEL	OPA2positive input select 0:OPA2_INP1 1:OPA2_INP2
7	DF	OPA2 comparator mode digital filter enable (Only OPA is configured to be valid in comparator mode) 0:Disable the comparator output digital filter 1:Enable the comparator output digital filter
6:4	-	RFU: Reserved, read as 0
3:2	MOD	OPA2 mode 00: Standalonemode 01:Comparator mode 10:RFU 11: Buffermode
1	LPM	OPA2 low power control register 0:Normal mode 1:Low power mode
0	EN	OPA2 enable register 0:Disable OPA2 1: Enable OPA2

16.5.6 OPA2 Calibration Register (OPA2_CALR)

NAME	OPA2_CALR							
Offset	0x00000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	NCAL_EN							-
access	R/W-0							U-0
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							NCAL
access	U-0							R/W-0 0000
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	PCAL_EN							-
access	R/W-0							U-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							PCAL
access	U-0							R/W-0 0000

bit	name	functional description
31	NCAL_EN	OPA2negative input calibration enable, 1 is valid
30:21	-	RFU: Reserved, read as 0
20:16	NCAL	OPA2 negative input calibration trim signal, the highest bit is the sign bit 01111:Maximum output voltage decrease 00001:Minimum output voltage decrease

bit	name	functional description
		00000: Output voltage unchanged 10000:Output voltage unchanged 10001:Minimum output voltage increase 11111:Maximum output voltage increase
15	PCAL_EN	OPA2 positive input calibration enable, 1 is valid
14:5	-	RFU: Reserved, read as 0
4:0	PCAL	OPA2 positive input calibration trim signal, the highest bit is the sign bit 01111:Maximum output voltage decrease 00001:Minimum output voltage decrease 00000: Output voltage unchanged 10000: Output voltage unchanged 10001:Minimum output voltage increase 11111:Maximum output voltage increase

16.5.7 OPA2 Interrupt Enable Register (OPA2_IER)

NAME	OPA2_IER							
Offset	0x00000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-						FIE	RIE
access	U-0						R/W-0	R/W-0

bit	name	functional description
31:2	-	RFU: Reserved, read as 0
1	FIE	OPA2 comparator mode fall interrupt enable 1: Enable interrupt output 0: Disable interrupt output
0	RIE	OPA2 comparator mode rise interrupt enable 1: Enable interrupt output 0: Disable interrupt output

16.5.8 OPA2 Interrupt Status Register (OPA2_ISR)

NAME	OPA2_ISR							
Offset	0x0000001C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							

access	U-0								
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	-								
access	U-0								
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name	OUT	-							
access	R	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name	-					FIF	RIF		
access	U-0					R/W-0	R/W-0		

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15	OUT	OPA2 comparator mode output, only read
14:2	-	RFU: Reserved, read as 0
1	FIF	OPA2 comparator mode fall interrupt flag, hardware set, write 1 to clear
0	RIF	OPA2 comparator mode rise interrupt flag, hardware set, write 1 to clear

17 Comparator (COMP)

17.1 Introduction

The chip integrates 2 analog comparators and supports the following features:

- 2 comparators, rail-to-rail inputs, support low-power mode and fast mode
- Flexible input selection
 - IO input
 - Internal reference voltage and its voltage divider
- Interrupt events to wake up the MCU
- The output signal can be connected to GPIO, or as a trigger source to timer, ADC

17.2 Block diagram




Figure 17-1 Comparator circuit block diagram

The comparator structure is shown above. The reference voltage VREF and its divided version can be used as negative input. The two comparators are identical and the inputs are connected as shown in the structure diagram.

The input voltage range of the comparator is 0~VDD, the setup time is less than 15us, and the transmission delay is less than 2us.

17.3 Pin definition

The comparator input can come from the GPIO analog channel, and its output can be sent to off-chip from FOUT0 and FOUT1.

Pin	COMPx	Symbol	Description
PD4	COMP1	COMP1_INP1	Comparator positive input
PD5		COMP1_INP2	
PA10		COMP1_INN1	Comparator negative input
PD11		COMP1_OUT(FOUT0)	Comparator output
PA8	COMP2	COMP2_INP1	Comparator positive input
PA9		COMP2_INP2	
PA4		COMP2_INN1	Comparator negative input
PA5		COMP2_INN2	
PB12		COMP2_OUT(FOUT1)	Comparator output

Table 17-1 Comparator pin list

17.4 Function description

17.4.1 Basic Functions

The comparator compares the positive input voltage with the negative input voltage and outputs a logic high when the positive voltage is higher than the negative voltage, and vice versa.

The positive input voltage can be selected from multiple pin inputs, and the negative input voltage can be selected from pin inputs or internal reference voltage.

The logic signal output by the comparator can generate an interrupt signal.

17.4.2 Clock and reset

The comparator output supports digital filtering. The filtering method is to use APBCLK to continuously sample the output of the comparator, and the level is considered valid when the number of sampling cycles is kept at the same level for 3 times.

The following figure shows a schematic diagram of digital filtering:




Figure 17-2 Schematic diagram of digital filtering waveform

17.4.3 Internal comparison benchmark selection

The negative terminal of the comparator can be selected to input the internal comparison reference voltage of the chip. The comparison reference comes from VREF and its partial pressure. Comparator and OPA share the same voltage divider circuit. The internal reference used by comparator 1 is controlled by the OPA1 control register OPA1CR.VNSEL, and the internal reference used by comparator 2 is controlled by the OPA2 control register OPA2CR.VNSEL.

The following takes COMP1 as an example to illustrate the software configuration method:

- Clear OPA1CR.BUFENB register, enable OPA1 internal reference voltage buffer
- Configure COMP1CR.V1NSEL to 10 and select VREF 1.25V as the comparison reference
- Set CMP1EN to enable comparator 1

17.4.4 Interrupt and trigger signal output

The comparator output can generate interrupts and trigger signals for other peripheral modules.

Comparator interrupt

The comparator output can generate independent interrupt events on the rising and falling edges. The CMPxIE register can enable or disable interrupt output. The CMPxFIF flag register is set when an interrupt event occurs, and the software writes 1 to clear it. Software can also directly read the output value of the comparator through the CMPxO register.




Figure 17-3 Comparator interrupt generation

Comparator trigger signal output

The trigger signal output can be generated separately or at the same time on the rising edge and falling edge of the comparator output. When the trigger signal needs to be output, the COMP bus clock must be enabled. When a trigger event occurs, a high-level trigger signal of the APBCLK cycle is generated on the rising edge of APBCLK. The trigger signal can be connected to the internal trigger input of the timer or the internal trigger input of the ADC.

The CMPxSEL register can be configured to generate the trigger signal output on which edge of the comparator output, and TRGOEN is used to enable or disable the trigger signal output.




Figure 17-4 Comparator trigger output signal generation

17.4.5 Comparator output connection

The output of the comparator can be connected to the input of GPTIMx so that the timer can automatically record the number of times the comparator output has flipped.

For the specific connection relationship, please refer to 27.4.4 Capture of Internal Trigger Signal (ITRx).

The output of the comparator can also be used as the trigger signal to start ADC conversion, please refer to 32.4.7 Conversion Trigger.

17.5 Register

base address: 0x4001A870

Offset	Name	Symbol
COMP(base address: 0x4001A870)		
0x00000000	ComparatorControl Register 1	COMP_CR1
0x00000004	Comparator Control Register 2	COMP_CR2
0x00000008	Comparator Interrupt Config Register	COMP_ICR
0x0000000C	Comparator Interrupt Status Register	COMP_ISR

17.5.1 COMP Control Register 1 (COMP_CR1)

NAME	COMP_CR1							
Offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-						CMP1O	
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	POL	V1PSEL		V1NSEL		CMP1EN	
access	U-0	R/W-0	R/W-00		R/W-00		R/W-0	

bit	name	functional description
31:9	-	RFU: Reserved, read as 0
8	CMP1O	Comparator 1 output, software read only
7:6	-	RFU: Reserved, read as 0
5	POL	Comparator1 output Polarity 0: The output is not inverted 1: Inverted output
4:3	V1PSEL	Comparator1 positive input select 00: COMP1_INP1 (PD4) 01: COMP1_INP2 (PD5) 10: COMP1_INP3 (PB12) 11: RFU
2:1	V1NSEL	Comparator1 negative input select 00: COMP1_INN1 01: RFU 10: VREF = 1.2V 11: VREF/2 = 0.6V
0	CMP1EN	Comparator1 Enable 0: disable comparator 1 1: enable comparator 1

17.5.2 COMP Control Register 2 (COMP_CR2)

NAME	COMP_CR2							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-		POL	-	V2PSEL	V2NSEL		CMP2O
access	U-0		R/W-0	U-0	R/W-0	R/W-00		R/W-0

bit	name	functional description
31:9	-	RFU: Reserved, read as 0
8	CMP2O	Comparator 2 output, software read only
7:6	-	RFU: Reserved, read as 0
5	POL	Comparator 2 output Polarity 0: The output is not inverted 1: Inverted output
4	-	RFU: Reserved, read as 0
3	V2PSEL	Comparator 2 positive input select 0: COMP2_INP1 (PA8) 1: COMP2_INP2 (PA9)
2:1	V2NSEL	Comparator 2 negative input select 00: COMP2_INN1 (PA4) 01: COMP2_INN2 (PA5) 10: VREF = 1.2V 11: VREF/2 = 0.6V
0	CMP2EN	Comparator 2 Enable 0: disable comparator 2 1: enable comparator 2

17.5.3 Comparator Control Register (COMP_ICR)

NAME	COMP_ICR							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8

name	-						CMP2DF	CMP1DF
access	U-0						R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	-	CMP2SEL	CMP1SEL	CMP2IE	CMP1IE		
access	U-0	U-0	R/W-00	R/W-00	R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:10	-	RFU: Reserved, read as 0
9	CMP2DF	Comparator2 Digital Filter enable 0: Disable digital filtering 1: Enable digital filtering
8	CMP1DF	Comparator1 Digital Filter enable 0: Disable digital filtering 1: Enable digital filtering
7:6	-	RFU: Reserved, read as 0
5:4	CMP2SEL	Comparator2 interrupt edge select 00/11: Comparator 2 output rising or falling edge generates an interrupt 01: Comparator 2 generates an interrupt on the rising edge of the output 10: Comparator 2 output falling edge generates an interrupt
3:2	CMP1SEL	Comparator1 interrupt edge select 00/11: Comparator 1 output rising or falling edge generates an interrupt 01: Comparator 1 generates an interrupt on the rising edge of the output 10: Comparator 1 output falling edge generates an interrupt
1	CMP2IE	Comparator2 Interrupt Enable 1: Allow interrupt 0: Disable interrupt
0	CMP1IE	Comparator1 Interrupt Enable 1: Allow interrupt 0: Disable interrupt

*Note: To avoid false triggering of interrupts, the interrupt source selection register should be set when interrupts disabled.

17.5.4 Comparator Interrupt Status Register (COMP_ISR)

NAME	COMP_ISR							
offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-						CMP2IF	CMP1IF
access	U-0						R/W-0	R/W-0

bit	name	functional description
31:2	-	RFU: Reserved, read as 0
1	CMP2IF	Comparator2 Interrupt Flag, write 1 to clear
0	CMP1IF	Comparator1 Interrupt Flag, write 1 to clear

18 Hardware divider (HDIV)

18.1 Introduction

The hardware divider module is used to help the software accelerate the division operation. The hardware divider is a signed integer divider, which can output 32bit dividend and 16bit divisor, and output 23bit quotient and 32bit remainder.

HDIV main features:

- Signed integer operations (two's complement format)
- 32bit dividend, 16bit divisor
- Output 32bit quotient and 32bit remainder
- Divide by 0 will warn
- One calculation requires 8 cycles of 24MHz

18.2 Workprocess

The software calls the hardware divider according to the following steps.

- Write the 32bit dividend (two's complement) to the DIVEND register
- Write the 16bit divisor (two's complement) to the DIVSOR register
- The hardware divider automatically starts operation after the software writes DIVSOR, and sets the BUSY register at the same time
- The software queries the BUSY flag, and BUSY is automatically cleared after the calculation is completed
- Query the DIV_BY_0 flag
- Read the quotient in the QUOT register
- Read the remainder in the REMD register

18.3 Register

Offset	Name	Symbol
HDIV(base address:0x40019000)		
0x00000000	Dividend Register	HDIV_END
0x00000004	Divisor Register	HDIV_SOR
0x00000008	Quotient Register	HDIV_QUOT
0x0000000C	Reminder Register	HDIV_REMD
0x00000010	Status Register	HDIV_SR

18.3.1 Dividend Register (HDIV_END)

NAME	HDIV_END							
Offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	DIVEND[31:24]							
access	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	DIVEND[23:16]							
access	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DIVEND[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DIVEND[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:0	DIVEND	32bitsigned dividend

18.3.2 Divisor Register (HDIV_SOR)

NAME	HDIV_SOR							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DIVSOR[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DIVSOR[7:0]							
access	R/W-0000 0001							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	DIVSOR	16bitsigned divisor

18.3.3 Quotient Register (HDIV_QUOT)

NAME	HDIV_QUOT							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	QUOT[31:24]							
access	R-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	QUOT[23:16]							
access	R-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	QUOT[15:8]							
access	R-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	QUOT[7:0]							
access	R-0000 0000							

bit	name	functional description
31:0	QUOT	32bitsigned quotient,read only (Address only, no actual register, directly return to DW_div module output when read)

18.3.4 Remainder Register (HDIV_REMD)

NAME	HDIV_REMD							
Offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	REMD[15:8]							
access	R-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	REMD[7:0]							
access	R-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	REMD	16bit signed remainder,read only(Address only, no actual register, directly return to DW_div module output when read)

18.3.5 Status Register (HDIV_SR)

NAME	HDIV_SR							
Offset	0x00000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-						DIV_BY_0	BUSY
access	U-0						R-0	R-0

bit	name	functional description
31:2	-	RFU: Reserved, read as 0
1	DIV_BY_0	Divided by 0 flag, read only 1: Divisor is 0 0: Divisor is not 0
0	BUSY	Busy flag, read only 1: HDIV is in the process of calculation, the result is not ready 0: The calculation is complete and the result is ready After the software writes the divisor, HDIV starts to calculate, the software should query BUSY to be low before reading the quotient and remainder registers

19 I²C

19.1 Introduction

I²C (inter-integrated circuit) module serves as an interface between the MCU and the serial I²C bus. I²C module works as master or slave, but multi-master mode is not supported.

I²C main features:

- 1x independent I²C interface
- Support master mode and slave mode, does not support multi-master mode
- Support 7bit or 10bit slave address
- Transfer speed supports standard mode(100Kbps), fast mode(400Kbps) and Fm+(1Mbps)
- Support DMA, independent DMA channel of master and slave
- Low-power slave design, can send and receive data without system clock
- Support asynchronous slave address matching wake-up, data frame receiving completion wake-up or START detection wake-up

19.2 I²C block diagram




Figure 19-1 I²C block diagram

19.3 Pin definition and pull-up resistance range

The I²C module uses 2 true open-drain pins to communicate with external devices, and external pull-up resistor is required when working:

PIN	I2Cx	Name	FUCTION
PA11	I2C	SCL	I2CCLOCK
PA12		SDA	I2CDATA

Table 19-1 I²C pin definition

The I²C bus protocol specifies the maximum rise time of standard-mode, fast-mode and fast-mode plus signals, and the minimum sink current that IO can support. See the table below.

Symbol	Parameter	Conditions	Standard-mode		Fast-mode		Fast-mode Plus		Unit
			Min	Max	Min	Max	Min	Max	
V _{IL}	LOW-level input voltage		-0.5	0.3V _{DD}	-0.5	0.3V _{DD}	-0.5	0.3V _{DD}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD}	[2]	0.7V _{DD}	[2]	0.7V _{DD}	[2]	V
V _{hys}	hysteresis of Schmitt trigger inputs		-	-	0.05V _{DD}	-	0.05V _{DD}	-	V
V _{OL1}	LOW-level output voltage 1	(open-drain or open-collector) at 3 mA sink current; V _{DD} >2V	0	0.4	0	0.4	0	0.4	V
V _{OL2}	LOW-level output voltage 2	(open-drain or open-collector) at 2 mA sink current; V _{DD} ≤2V	-	-	0	0.2V _{DD}	0	0.2V _{DD}	V
I _{OL}	LOW-level output current	V _{OL} = 0.4 V	3	-	3	-	20	-	mA
		V _{OL} = 0.6 V	-	-	6	-	-	-	mA
t _{of}	output fall time from V _{ihmin} to V _{ilmax}		-	250[5]	1 × (V _{DD} / 5.5 V)	250	1 × (V _{DD} / 5.5 V)	120	ns
t _{SP}	pulse width of spikes that must be suppressed by the input filter		-	-	0	50	0	50	ns
I _i	input current each I/O pin	0.1V _{DD} < V _i < 0.9V _{Ddmax}	-10	+10	-10	+10	-10	+10	μA
C _i	capacitance for each I/O pin		-	10	-	10	-	10	pF

Table 19-2 I²C protocol electrical parameter table

[2] VIHmax = VDD(max) + 0.5V, the pin's ultimate withstand voltage is 6.5V

The following table defines the maximum allowable rise time and fall time of the bus signal.

Symbol	Parameter	Conditions	Standard-mode		Fast-mode		Fast-mode Plus		Unit
			Min	Max	Min	Max	Min	Max	
f _{SCL}	SCL clock frequency		0	100	0	400	0	1000	kHz
t _{HD;STA}	hold time (repeated) START condition	After this period, the first clock pulse is generated.	4.0	-	0.6	-	0.26	-	μs
t _{LOW}	LOW period of the SCL clock		4.7	-	1.3	-	0.5	-	μs
t _{HIGH}	HIGH period of the SCL clock		4.0	-	0.6	-	0.26	-	μs
t _{SU;STA}	set-up time for a repeated START condition		4.7	-	0.6	-	0.26	-	μs
t _{HD;DAT}	data hold time ^[2]	CBUS compatible masters (see Remark in Section 4.1)	5.0	-	-	-	-	-	μs
		I ² C-bus devices	0 ^[3]	- ^[4]	0 ^[3]	- ^[4]	0	-	μs
t _{SU;DAT}	data set-up time		250	-	100 ^[5]	-	50	-	ns
t _r	rise time of both SDA and SCL signals		-	1000	20	300	-	120	ns
t _f	fall time of both SDA and SCL signals ^{[3][6][7][8]}		-	300	1 × (V _{DD} / 5.5 V)	300	1 × (V _{DD} / 5.5 V) ^[9]	120 ^[8]	ns
t _{SU;STO}	set-up time for STOP condition		4.0	-	0.6	-	0.26	-	μs
t _{BUF}	bus free time between a STOP and START condition		4.7	-	1.3	-	0.5	-	μs
C _b	capacitive load for each bus line ^[10]		-	400	-	400	-	550	pF
t _{VD;DAT}	data valid time ^[11]		-	3.45 ^[4]	-	0.9 ^[4]	-	0.45 ^[4]	μs
t _{VD;ACK}	data valid acknowledge time ^[12]		-	3.45 ^[4]	-	0.9 ^[4]	-	0.45 ^[4]	μs
V _{nL}	noise margin at the LOW level	for each connected device (including hysteresis)	0.1V _{DD}	-	0.1V _{DD}	-	0.1V _{DD}	-	V
V _{nH}	noise margin at the HIGH level	for each connected device (including hysteresis)	0.2V _{DD}	-	0.2V _{DD}	-	0.2V _{DD}	-	V

Table 19-3 I²C protocol timing parameter table

According to the above protocol specifications, we can calculate the reasonable range of the external pull-up resistor.

Assuming that the bus signal rises from VIL=0.3VDD to VIH=0.7VDD, the charging time can be calculated as:

$$V(t1) = 0.3 \times V_{DD} = V_{DD} (1 - e^{-t1 / RC}); \quad t1 = 0.3566749 \times RC$$

$$V(t2) = 0.7 \times V_{DD} = V_{DD} (1 - e^{-t2 / RC}); \quad t2 = 1.2039729 \times RC$$

$$T = t2 - t1 = 0.8473 \times RC$$

According to the bus capacitive load size and the protocol's requirements for the maximum signal rise time, we can calculate the maximum value of the pull-up resistor:

$$R_{p(\max)} = \frac{t_r}{0.8473 \times C_b}$$

The minimum value of the pull-up resistor is determined by the bus power supply voltage VDD and the IO current sink capability. The sink capability of the I2C pin of FM33LC0XX is 20mA, and the minimum sink capability required by the protocol is 3mA in standard/fast mode and 20mA in Fm+ mode.

$$R_{p(\min)} = \frac{VDD - V_{OL(\max)}}{I_{OL}}$$

19.4 Clock Structure

Both I²C master and slave use dual clock structure.

The bus register clocks of the master and slave are represented by PCLK, which comes from APBCLK. When the CPU or DMA needs to access the I²C internal registers, PCLK must be enabled.

The data transceiving clock of the master is represented by I2CCLK, which can be derived from APBCLK, but also from RCHF, SYSCLK and RCMF. I²C can work independently of APBCLK. I2CCLK must be enabled to send and receive data.

The data transceiving clock of the slave uses the SCL bus clock input, so data can be sent and received without the system clock.

The control of both PCLK and I2CCLK is done in the CMU module, and the corresponding CMU control registers must be configured correctly before I²C communication.

The use of a dual clock structure allows I²C to work without being limited by the APBCLK configuration, so that when certain peripherals need to work at a very high APBCLK frequency, I²C can still work at a reduced frequency; or conversely, the CPU works at a lower frequency, which does not affect I²C data communication at a higher baud rate.

Theoretically there is no constraint on the relative relationship between PCLK and baud rate clock, the baud rate clock can be faster or slower than PCLK, but the application needs to pay attention to whether the CPU or DMA has enough time to move the data when the difference between the two frequencies is significant.

19.5 Communication flow

19.5.1 Communication timing diagram




Figure 19-2 I²C Bus Protocol




Figure 19-3 Bit Protocol




Figure 19-4 Start & Stop condition definition




Figure 19-5 ACK

19.5.2 Description

Clock timings: The SDA pin is normally pulled high by the peripheral devices. The data on the SDA pin should change when SCL is low (refer to Figure 19-3); when the data changes when SCL is high, it will be considered as a start or stop command as described below.

Start condition: When SCL is high, the change of SDA from high to low is considered as a start condition and must be used as the start of any read/write operation (refer to Figure 19-4).

Stop condition: When SCL is high, the change of SDA from low to high is considered as a stop condition, and after a read operation, the stop condition puts the EEPROM into wait-state or low-power mode (refer to Figure 19-4).

Acknowledge: Data on the SDA is transmitted in groups of 8 bits serially, MSB first, and the receiver should send back an acknowledge bit (hereafter ack) on the 9th cycle after receiving each byte. The clock for ack is provided by the master. The sender leaves SDA undriven during the ack period and the receiver shall pull SDA low to ensure that SDA is low when the clock high, creating a valid ack signal (refer to Figure 19-5).

Parameter	Sign	Standard (100K)		Fast (400K)		Units
		MIN	MAX	MIN	MAX	
SCLclock frequency	F _{SCL}	0	100	0	400	kHz
Start conditon establishment time	T _{SU:STA}	4.7	—	0.6	—	us
Start condition stretching time	T _{HD:STA}	4.0	—	0.6	—	us
Clock stretching low time	T _{LOW}	4.7	—	1.3	—	us
Clock stretching high time	T _{HIGH}	4.0	—	0.6	—	us
Data input setup time	T _{SU:DAT}	250	—	100 ⁽⁴⁾	—	ns

Parameter	Sign	Standard (100K)		Fast (400K)		Units
		MIN	MAX	MIN	MAX	
Data input stretching time	T _{HD:DAT}	5.0 0 ⁽²⁾	— 3.45 ⁽³⁾	— 0 ⁽²⁾	— 0.9 ⁽³⁾	us us
SDA and SCL pull-up times	T _R	—	1000	20+0.1Cb ⁽⁵⁾	300	ns
SDA and SCL pull-down time	T _F	—	300	20+0.1Cb ⁽⁵⁾	300	ns
Stop condition establishment time	T _{SU:STO}	4.0	—	0.6	—	us
Bus idle time	T _{BUF}	4.7	—	1.3	—	us
Capacitive load on the bus	C _b	—	400	—	400	Pf
Min Noise tolerance	V _{nL}	0.1V _{DD}	—	0.1V _{DD}	—	V
Max Noise tolerance	V _{nH}	0.2V _{DD}	—	0.2V _{DD}	—	V

Table 19-4 I²C Interface Timing Requirements

19.6 I²C working mode

The I²C module supports the following working modes:

- Master receive
- Master send
- Slave receive
- Slave send

After the chip is powered on, the I²C module is disabled by default, and the master and slave do not work. The software needs to select the working mode of the module according to the application, and set MSPEN to enable master communication, or set SSPEN to enable slave communication.

The master and slave cannot work at the same time because they reuse the same IOpins as SCL and SDA. In principle, software is prohibited to set MSPEN and SSPEN to 1 at the same time.

19.7 I²C slave address format

The I²C bus protocol defines the following reserved addresses. For most of the reserved addresses, the I²C slave hardware does not make legal judgments, and the software can customize the processing according to the received address.

But for the 10bit slave address application, that is, when SSPCON.A10EN=1, the 1st byte must start with 11110, otherwise the ADDR_ERROR error flag will be triggered. In the case of SSPCON.A10EN=0, if the slave receives the address byte starting with 11110, it will also set the ADDR_ERROR error flag.

Slave address	R/W_bit	Description
0000 000	0	General Call address
0000 000	1	START byte
0000 001	X	CBUS address
0000 010	X	Reserved for different bus format
0000 011	X	Reserved for future purpose
0000 1XX	X	HS-mode master code
1111 1XX	X	Reserved for future purpose
1111 0XX	X	10bit slave addressing

Table 19-5 I²C slave reserved addresses definition

19.8 I²C initialization

- Clear the I2CRST register of the RCC module to ensure that the I²C module is not in a reset state
- Set the I2C_APBEN register of the RCC module to enable the I²C module register bus interface clock
- Configure the I2C_CKSEL and I2C_CKEN registers of the RCC module to select and enable the I²C operating clock (If it is in slave mode, this step is not required)
- Configure analog filter enable as required (SCL and SDA input analog filtering, >50ns)

19.8.1 IO configuration

The FM33LC0XX has up to two sets of pins for data transfer. Before starting I²C communication the FCR register of the corresponding pin needs to be set to Alternate Functions.

SDA: PA12/PD12

SCL: PA11/PB15

Note that if PA11 and PB15 are configured for SDA function at the same time, PA11 is connected to the I²C module, and PB15 is invalid; if PA12 and PD12 are configured for SCL function at the same time, both pins in master mode will output SCL signals, and in slave mode, only PA12 is connected to the SCL input of the I²C slave.

PA11 and PA12 are strong driving true OD pins, which must be used with external bus pull-up resistors, have 20mA sink current capability and support Fm+ mode.

19.8.2 Master baud rate configuration

The I²C master needs to configure the communication baud rate before enabling, but the slave does not need to be configured.

MSPBRG[8:0] baud rate configuration register is used to generate communication baud rate. MSPBRG is the 9-bit baud rate division coefficient, and the baud rate calculation formula is as follows:

$$T_{SCL} = 2T_{BRG}$$

$T_{BRG} = 2 \times T_{I2CCLK} \times (MSPBRG[8:0] + 1)$; T_{I2CCLK} is the I²C working clock cycle, namely:

$$\text{MSPBRG} = F_{\text{I}^2\text{CCLK}} / (4 * F_{\text{SCL}}) - 1$$

For example, for a 100k baudrate, if the I²C working clock is 8M, then MSPBRG=19.

19.8.3 Slave input analog filtering and output delay

The analog filter function is only for the SCL pin, and only the SCLi input signal of the slave can enable the analog filter function.

At the same time, the SDA output delay of the slave can ensure the output hold time of SDA relative to the falling edge of SCL by adding an analog delay greater than 300ns on SDAon




Figure 19-6 Slave signal filtering

19.9 I²C master function

The I²C master does not support a multi-master bus, so all other devices connected to the bus are slaves. The bus is always synchronously clocked by SCL sent from master and the SDA data flow direction can be either master sending, slave receiving or slave sending, master receiving.

I²C bus communication is always initiated by the master., and the master mode supports 7bit or 10bit addressing.

19.9.1 7bit addressing

In 7bit addressing, the first byte sent by the master contains the slave address and the transfer direction bit (R/\overline{W}), depending on R/\overline{W} the subsequent transfer is a master writing data to the slave ($R/\overline{W}=0$) or a master reading data from the slave ($R/\overline{W}=1$).

Slave Address Byte									
bit	7	6	5	4	3	2	1	0	
	address								R/W

Bit description:

bit	name	function
7-1	address	Slave device address
0	R/W	0: Write means w=sending data (master sends) 1: Read means request data (slave sends back)

Master writes data to slave

A typical frame structure for 7bit addressing, with the master writing data to the slave, is shown in the diagram below.




Figure 19-7 Frame format when a master writes data to a 7-bit address slave

1. The master initiates START condition
2. Master sends slave address, slave address contains 7 bits of slave address and 1 bit of R/W flag bit which is 0 when sending data
3. The master sends the first 8-bit data frame
4. The master will determine if a valid ACK is detected at the 9th SCL after each 8-bit data is sent, if the master detects a positive ACK, it will continue to send next byte
5. If the slave cannot reply ACK, the master should send a STOP condition to terminate the transmission after detecting the NACK
6. After the master has finished sending all data, it will send the STOP condition

The software initiates the operation flow of the I²C master send as follows:




Figure 19-8 I²C software sending data flow diagram

The waveform diagram of the I²C master writing data to the 7-bit address slave is as follows:




Figure 19-9 I²C master sends data flow diagram to 7-bit address slave

Master reading data from a slave

A typical frame format for 7bit addressing, where the master reads data from the slave, is shown in the diagram below.




Figure 19-10 Frame format when a master reads data from a 7-bit addressing slave

1. Master initiates START condition
2. The master sends the slave address, the slave address contains 7 bits of the slave address and 1 bit of the R/W flag bit which is 1 when the data is read
3. Set MSPCON.RCEN to 1, the master automatically turn to receive state
4. The master starts to receive the first byte of 8-bit data, and sends a valid ACK to the slave at the 9th SCL, so as to continue to read the next data byte
5. After reading the last byte, the master sends a NACK to the slave at the 9th SCL
6. The master sends STOP bit to terminate the reading

The operational flow of I²C reception is shown in the following diagram:




Figure 19-11 I²C software receive data flow diagram

The ACKMO reset value is 0, i.e. by default the master replies ACK. If the software wants the master to reply a NACK, the ACKMO register needs to be rewritten to 1 when previous byte is received. ACKMO will be cleared automatically after the NACK is sent.

The waveform diagram of the I²C master reading data from the 7-bit address slave is as follows:




Figure 19-12 I²C reads data flow diagram from 7-bit address slave

Bidirectional Data Transfer (Combined Mode)

A typical bi-directional data read/write flow is shown in the diagram below. While the master is writing or reading data, the master can restart a new transaction by sending the Repeated Start condition, so the master can realize bidirectional communication within one transaction.




Figure 19-13 Frame format for bi-directional data communication

The software operation procedure for bidirectional communication is similar to that for unidirectional communication, except that the direction of transmission is modified by sending the ReSTART condition and slave address bytes.

19.9.2 10bit addressing

In 10bit addressing, the first byte sent by the master contains part of the slave address (11110_A9_A8) and the transfer direction bit (*R/W*), the second byte contains the remaining slave address (A7~A0). After the two byte address have been sent, the data is then transferred.

Master writes data to the slave

A typical data flow for 10bit addressing, where the master writes data to the slave, is shown in the diagram below.



Figure 19-14 10bit addressing, the master writes data to the slave

1. The master initiates START condition
2. The master sends the first slave address byte, starting with 11110, followed by the highest bit of the 2bit slave address, and the R/W flag bit, the R/W bit is 0 when sending data
3. The master checks the ACK sent back by the slave
4. The master sends the second slave address byte, containing the lower 8 bits of the slave address
5. The master checks the ACK replied by the slave
6. The master continues to write data to the slave
7. After the master has finished sending all data, it sends the STOP condition

The software procedure of the I²C master transmitting is as follows:




Figure 19-15 I²C software transmit flow diagram

Master reads data from the slave

A typical data flow for 10bit addressing, where the master reads data from the slave, is shown in the diagram below.




Figure 19-16 10bit addressing, master reads data from the slave

1. Master initiates START condition
 2. The master sends the first byte of the slave address, including 5 bits of the leading code 11110, 2 bits of the highest bit of the slave address and 1 bit of the R/W flag bit, the R/W bit is 1 when the data is read
 3. The master sends the second byte of the slave address, including the low 8 bits of the address
 4. The master sends ReSTART condition

5. The master sends the first byte of the slave address again, changing R/W to 0
6. Set MSPCON.RCEN to 1, the master goes to receive state
7. The master starts to receive the first byte of 8-bit data, and sends a valid ACK to the slave at the 9th SCL, thus continuing to read the next data byte
8. After reading the last byte, the master sends a NACK to the slave at the 9th SCL
9. The master sends STOP condition

The software procedure for I²C receive flow as follows:




Figure 19-17 I²C software send data flow diagram

Bidirectional data transfer (combined mode)

A typical bi-directional data read/write flow is shown in the figure below. During a master write or read, the master can restart a new transaction by sending Repeated Start condition, so the master can have bidirectional communication in one transaction.




Figure 19-18 I²C software sending data flow diagram

The software procedure for combined transfers is similar to that for unidirectional transfers, except that the transfer direction is modified by sending the ReSTART condition and 1st slave address bytes.

19.9.3 DMA

The I²C master supports DMA. It should be noted that the bus clock (APBCLK) of the I²C module must be enabled in order to use the DMA function.

Master using DMA to write data to a slave

When the master uses DMA to send data, all data including the slave address byte and the send data needs to be written to RAM in advance and transmitted via a DMA request. The software should configure the target DMA channel as I²C_TX.

In case DMAEN=1, MSPEN is set and if the data buffer MSPBUF is empty, the I²C module generates a DMA request and the DMA module responds by writing the data to MSPBUF and the I²C module automatically sets SEN to generate START condition to start data transmission (first byte is the slave address). The I²C does not check the validity of the data, the software must ensure that the data in RAM is correct.

After each byte is sent, the I²C checks the slave ACK and generates a new DMA request if the ACK is correct, or a NACK interrupt if a NACK is received and no further DMA requests are generated.

When the DMA completes sending the specified length of data, the DMA transfer completion interrupt is generated. Then software can set PEN to generate the STOP condition, or the I²C

hardware can automatically set PEN to generate the STOP condition according to the DMA transfer completion signal. The desired strategy can be selected by configuring the AUTOEND register.

The flow of the master using DMA for transmitting is shown below:




Figure 19-19 I²C master DMA transmit flowchart

The master uses DMA to read data from the slave


In this case, the slave address byte must be sent by software. The software should configure the target DMA channel as I2C_RX.

After the software first sends the slave address, set MSP_AMAEN=1, then enable the corresponding DMA channel, I²C automatically enters the receive mode and generates a DMA request after each byte is received, notifying the DMA to read the MSPBUF contents and reply an ACK to the slave at the same time.

When the DMA transfer reaches the specified length, the DMA's transfer complete flag will notify the I²C to reply an NACK. A STOP condition can be generated by software or hardware, depending on the AUTOEND register configuration.

Note: When the I²C master receives data through DMA, under different AUTOEND configurations and the same DMA transfer length (CHxTSIZE) configuration, the number of bytes received by DMA will be different. When AUTOEND=0, the received byte count is CHxTSIZE+1; when AUTOEND=1, the received byte count is CHxTSIZE.

The flow of the master using DMA for reception is illustrated below:

Figure 19-20 I²C master DMA receive flowchart

19.9.4 Slave Clock Stretching

The I²C protocol allows low-speed slaves to suspend data communication by pulling SCL low. The I²C masters must support this feature. Therefore, at the start of each byte transfer, the master

checks the actual level of SCL on the bus after attempting to drive SCL high. If it is not high, it means that the slave is performing an SCL stretching and the master will continue to monitor the SCL level until SCL is high before starting subsequent operations.

Note: *The master only performs an SCL stretching check at the first SCL rising edge of each byte transfer.*

19.9.5 Timeout error

The I²C master also implements a timeout function that generates an alarm interrupt and returns to IDLE status if SCL is stretched by slave.

When the master detects an SCL stretching, its internal timer starts counting. The maximum length of the SCL stretching timeout is 4096 SCL cycles. Assuming a baud rate of 100K, the timeout period is approximately 40ms. And if the baud rate is 400K, the timeout period is approximately 10ms.

The timeout period can be set by the software via the 12bit TIMEOUT register. The software must set the TIMEOUT register with MSPEN is 0. This reset value is 0xFFFF, which means the maximum $4096 \times T_{SCL}$ timeout period. When the SCL stretching is detected, the TIMEOUT register starts to decrement. And when the counter reaches 0, the counter stops and the TIMEOUT register is reset to 0xFFFF, and a timeout interrupt is triggered at the same time. Therefore, the timeout period can be set by modifying the initial value of TIMEOUT.

$$T_{SCL_STRETCHING_TIMEOUT} = \text{TIMEOUT}[11:0] * T_{SCL}$$

When a TIMEOUT interrupt occurs, it is recommended that the I²C module is reset by software.

This timeout function can be disabled. The software can also implement its own timeout function of any length by using the timer in combination with the SCL pin state polling.

19.9.6 Programmable Timing

The I²C module provides flexible timing programming features that allow the user to define the low level width, high level width of the SCL clock, and the setup and hold time of the SDA data.

The MSPBRG register allows the low and high level duration of the SCL to be set, and the SDAHD register configures the hold and setup time of the SDA data relative to the SCL clock pulse.




Figure 19-21 Master timing control

In the above figure, T_{SCL} is the communication baud rate and parameters can be defined by the following equation:

$$T_{SCL} = T_{BRG_LOW} + T_{BRG_HIGH}$$

$$T_{SDA_SETUP} = T_{BRG_LOW} - T_{SDA_HOLD}$$

Note that the configuration of the MSPBGRH, MSPBRGL and SDAHD registers must meet the following requirements, as violation of these requirements will result in abnormal bus timings.

MSPBRGH>= 2

MSPBRGL >=2

MSPBRGL-1>= SDAHD >=1

TIMEOUT >= 1

19.10 I²C slave function

The I²C slave does not need system clock to work, so it can send and receive data and wake up when the chip is sleeping.

After the slave receives 1 byte of data, it generates an interrupt to notify the CPU to process the data. Before the CPU takes the data, the hardware can pull down SCL (software control is enabled) to notify the sender that it is busy, and the sender should suspend sending until SCL is released. If the receiver cannot respond to the ACK, the sender should send P to terminate the communication or send Sr to start a new communication after failing to detect the ACK.

After the slave sends 1 byte of data, an interrupt is generated to notify the CPU, and the hardware pulls down SCL to make the master wait. The CPU responds to the interrupt and prepares the next byte of data before releasing the SCL. The master continues to send SCL to make the slave continue to send data.

19.10.1 Slave addressing

According to the SSPCON.A10EN register status, the slave can support 7bit or 10bit addressing process. The slave address is defined by the SLAVE_ADDR register.

For 10bit slave address applications, that is, when SSPCON.A10EN=1, the 1st byte must start with 11110, otherwise the ADDR_ERROR error flag will be triggered. In the case of SSPCON.A10EN=0, if the slave receives the address byte starting with 11110, it will also set the ADDR_ERROR error flag.

19.10.2 Slave sends data

Recommended operation process:

- The slave receives the address byte (R/W=1), sends back ACK, generates address match interrupt
- Since R/W=1, the hardware automatically performs SCL stretching, and the slave enters the sending state
- The software responds to the interrupt, queries the R/W flag, and confirms that it is sent by the slave
- The software writes the data to be sent into SSPBUF
- The hardware automatically releases the SCL
- The new SCL is coming, SSPBUF is shifted and output to the SDA bus
- Receive ACK and generate transmission completion interrupt

- Repeat the data transmission process until the STOP sequence is received, or the master NACK is received

The following figure is a typical schematic diagram of slave data sending waveform:




Figure 19-22 Slave data sending waveform

In the slave sending process, when the slave receives the correct address, the ADM flag is set, and the address byte will not be written into SSPBUF, so the BF flag will not be set. The hardware automatically pulls down the SCL signal and waits for the software to write SSPBUF. When the software writes SSPBUF, the BF flag is set, and the hardware releases SCL at the same time.

19.10.3 Slave receives data

Recommended operation process:

- The slave receives the address byte (R/W=0), sends back ACK, generates address match interrupt
- Since R/W=0, the hardware automatically performs SCL stretching, and the slave keeps the sending state
- The software responds to the interrupt, queries the R/W flag, and confirms that it is received by the slave
- Software reads SSPBUF, hardware automatically releases SCL and starts to receive data
- The master data byte arrives, the hardware sets the BF flag after the byte reception is completed
- The slave sends back ACK and generates a reception completion interrupt
- The hardware automatically performs SCL stretching (SCLSEN=1)
- The software responds to the interrupt, reads SSPBUF, and the hardware automatically

clears the BF flag

- The hardware release SCL automatically
- Repeat the data reception process until the STOP sequence is received, or the software sets ACKEN to 0

The following figure is a typical schematic diagram of slave data receiving waveform (SCLSEN=1):




Figure 19-23 Slave data receiving waveform

During the slave receiving process, the slave first receives the address byte. If the address matches, the ADM flag is set, the address byte will be written to SSPBUF and the BF flag is set, and then the hardware pulls down SCL. When the software reads SSPBUF, the BF flag is automatically cleared, the hardware releases SCL, and subsequent data reception can be carried out.

Note: In the slave receiving process, the address byte will be written into SSPBUF and cause BF to be set. The software needs to read SSPBUF to clear BF and release SCL. In the slave sending process, the address byte will not be written into SSPBUF, so the BF flag will not be set.

The slave can end the communication passively or actively when receiving data.

If the master actively issues STOP, the slave passively ends this communication. Or the software clears the ACKEN register in the interrupt handler, the slave will send back NACK after receiving the next byte, and the master will issue a STOP to end this communication after receiving the NACK.

Slave SCL stretching

The I²C slave enables SCL stretching (slave clock stretching) by default, but the software can turn off this function (SCLSEN register) to adapt to the master that does not support slave SCL stretching.

When the SCL stretching is enabled, after the data reception is completed, the software can clear the BF flag only when the receive buffer is read during the SCL stretching period. If data overflow occurs during reception, the SSPOV flag is set, and the hardware sends back NACK at this time, and SCL is no longer stretched, so that the master can issue a STOP. When SSPOV is set, it is recommended that the software wait for the STOP flag to be set, and then read the receive buffer to clear the BF flag.

Receive data overflow

When the receive buffer of the slave is full (BF=1), if new data is received, a receiving overflow occurs, and the SSPOV flag is set. The old data in the receive buffer will be overwritten by the new data. Only when the SCL stretching function is disabled, the receive data overflow may occur.

The following figure is a schematic diagram of data receiving overflow when SCLSEN=0:




Figure 19-24 Slave data receiving waveform (SCLSEN=0, receiving overflow)

19.10.4 Slave low-power receiving wake-up

Since the I²C slave does not need system clocks to work, it can receive data and wake up the MCU in sleep mode.

Software setup process:

- Turn off the I²C master
- Set slave address
- According to the required wake-up event, set SE, ADME or BFE interrupt enable
- Set the corresponding GPIO to I²C function
- Set SSPEN and start the I²C slave
- Enter sleep mode and wait for data reception
- When the wake-up event comes, the software queries the wake-up source and handles the I²C data transmission

19.10.5 DMA

The I²C slave supports DMA. It should be noted that the bus clock (APBCLK) of the I²C module must be enabled in order to perform the DMA operation. The bus clock is used to generate DMA requests and receive DMA responses.

The slave uses DMA to receive data

When the I²C slave receives the correct address, it generates the ADM interrupt flag. After the software responds to the interrupt, it queries the received R/W bit. If it is 0, the master is ready to write data to the slave. At this time, the software can configure the specific DMA channel as I2C_RX and enable the DMAEN of the I²C slave; then every time the slave completes a byte reception, a DMA request will be generated and the DMA will be notified to read the SSPBUF.

There are two possibilities to end DMA slave reception:

- 1) The data transfer length has not reached the DMA length configuration, and the master has issued a STOP sequence, the software should respond to the STOP interrupt and actively handle this situation;
- 2) The data transfer length reaches the DMA length configuration, but because the DMA request is generated after the slave sends back ACK, the software should respond to the DMA transfer completion interrupt and clear ACKEN to zero, so that the slave will send back NACK to end this communication after receiving the next byte.

The flow of receiving by the slave using DMA is as follows:




Figure 19-25 I²C slave DMA receiving flowchart

The slave uses DMA to send data

When the I²C slave receives the correct address, it generates the ADM interrupt flag. After the software responds to the interrupt, it queries the received R/W bit. If it is 1, the master is ready to read data from the slave. At this time, the software needs to read the SSPBUF to clear the BF flag, then configure the specific DMA channel as I2C_TX, and enable the DMAEN of the I²C slave; then when the slave data buffer SSPBUF is empty, it will generate a DMA request to notify the DMA to write to the SSPBUF.

Only the master sends back NACK to end the read operation. When the read data length is greater than the transfer length set by DMA, since DMA no longer responds to I²C requests, the slave will pull down SCL until the software disables the I²C slave module.

The flow of the slave using DMA to send is as follows:




Figure 19-26 I²C slave DMA sending flowchart

19.10.6 Slave timing

Since the data transmission and reception of the slave only uses SCL, some analog delay is needed to realize the data establishment and retention time control of SDA, and the timing of SCL is completely controlled by the master.

The timing control of the slave is shown in the figure below. According to I²C protocol requirements, the minimum data retention time of SDA relative to the falling edge of SCL is 0ns, that is, the slave can use the falling edge of SCL to send data to meet the requirements. However, considering the actual fall time of the SCL waveform on the bus, in order to better cover the retention time requirements, an extra RC delay greater than 300ns is added to the SDA output. This delay only needs to be applied to the SDA output of the I²C slave (SSP_SDAO).




Figure 19-27SDA output delay waveform

19.11 Register

Offset	Name	Symbol
I2C(Base address:0x40012400)		
0x00000000	I2C Master Config Register	I2C_MSPCFGR
0x00000004	I2C Master Control Register	I2C_MSPCR
0x00000008	I2C Master Interrupt Enable Register	I2C_MSPIER
0x0000000C	I2C Master Interrupt Status Register	I2C_SSPISR
0x00000010	I2C Master Status Register	I2C_MSPSR
0x00000014	I2C Master Baud Rate Generator Register	I2C_MSPBGR
0x00000018	I2C Master Transfer BufferRegister	I2C_MSPBUF
0x0000001C	I2C Master Timing Control Register	I2C_MSPTCR
0x00000020	I2C Master Time-Out Register	I2C_MSPTOR
0x00000024	I2C Slave Control Register	I2C_SSPCR
0x00000028	I2C Slave Interrupt Enable Register	I2C_SSPIER
0x0000002C	I2C Slave Interrupt Status Register	I2C_SSPISR
0x00000030	I2C Slave Status Register	I2C_SSPSR
0x00000034	I2C Slave Transfer BufferRegister	I2C_SSPPBUF
0x00000038	I2C Slave Address Register	I2C_SSPADR

19.11.1 I2C Master Config Register (I2C_MSPCFGR)

NAME	I2C_MSPCFGR							
Offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-						AUTOEN	MSP_D MAEN
access	U-0						R/W-0	R/W-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-						TOEN	MSPEN
access	U-0						R/W-0	R/W-0

bit	name	functional description
31:18	-	RFU: Reserved, read as 0
17	AUTOEND	Master DMA Automatic Ending 1: When the DMA transfer of the specified length data is completed, the STOP condition is sent automatically 0: Wait for software to take over after the DMA transfer of the specified length is completed
16	MSP_DMAEN	Master DMA Enable 0:DMADisable 1:DMAenable
15:2	-	RFU: Reserved, read as 0

bit	name	functional description
1	TOEN	SCLPull-down Timeout Enable 1: Timeout enable, the timeout period is defined by the MSPTO register 0: Timeout disable
0	MSPEN	I2CMaster ModeEnable 1:I2Cmaster mode enable 0:I2Cmaster mode disable

19.11.2 I2C Master Control Register (I2C_MSPCR)

NAME	I2C_MSPCR							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				RCEN	PEN	RSEN	SEN
access	U-0				R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:4	-	RFU: Reserved, read as 0
3	RCEN	In master receive mode, receive enable 1: Receive enable 0: Receive disable In master communication, after the software sends the address byte, it switches the transfer direction to master reception by setting RCEN, and then it can receive data from the slave. RCNE remains 1 during the receiving process until the software sets PEN to send the STOPsequence.
2	PEN	STOPcondition generation enable bit, software writes 1 to send STOP condition, cleared by hardware (Stop Enable)
1	RSEN	Repeated START timing generation enable bit, software writes 1 to send Repeated START condition, cleared by hardware (Repeated Start Enable)
0	SEN	START condition generation enable bit, software writes 1 to send START condition, cleared by hardware (Start Enable)

19.11.3 I2C Master Interrupt Enable Register (I2C_MSPIER)

NAME	I2C_MSPIER							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	WCOLE	OVTE	SE	PE	NACKE	TXIE	RXIE
access	U-0	R/W-0						

bit	name	functional description
31:7	-	RFU: Reserved, read as 0
6	WCOLE	Write Collision Interrupt Enable 1: Enable 0: Disable
5	OVTE	SCL Overtime Enable 1: Enable 0: Disable
4	SE	START Interrupt Enable 1: Enable 0: Disable
3	PE	STOP Interrupt Enable 1: Enable 0: Disable
2	NACKE	Master Mode Non-ACK Interrupt Enable 1: Enable 0: Disable
1	TXIE	Master Mode Trasnmit Done Interrupt Enable 1: Enable 0: Disable
0	RXIE	Master Mode Receive Done Interrupt Enable 1: Enable 0: Disable

19.11.4 I2C Master Interrupt Status Register (I2C_MSPISR)

NAME	I2C_MSPISR							
Offset	0x00000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8

name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	WCOL	OVT	S	P	ACKSTA	TXIF	RXIF
access	U-0	R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:7	-	RFU: Reserved, read as 0
6	WCOL	Write collision detection bit, MCU can only write MSPBUF after completing START timing or sending a completed read/write frame, otherwise write collision occurs; hardware set, software writes 1 to clear (Write Collision Interrupt Flag) 1:Write collision occurred 0: No collision
5	OVT	SCL overtime interrupt flag, only works when TOEN is 1 (SCL OverTime Interrupt Flag) 1:SCL overtime occurred 0:No SCL overtime occurred
4	S	START timing sending completion interrupt flag, hardware set, cleared after reading (Start Interrupt flag)
3	P	STOP timing sending completion interrupt flag, hardware set, cleared after reading(Stop Interrupt flag)
2	ACKSTA	Response signal from the slave in master sending mode; this flag can generate an interrupt when a NACK is received after a master send; hardware set, software write 1 to clear (Acknowledge Status Flag) 1: Slave responds to NACK 0: Slave responds to ACK
1	TXIF	I2C master mode transmit done interrupt flag, hardware set, software write 1 to clear(Transmit Done Interrupt Flag) This flag register is set after the master receives the ACK or NACK sent back from the slave.
0	RXIF	I2C master mode receive done interrupt flag, hardware set, software write 1 to clear (Receive Done Interrupt Flag) This flag register is set after the master sends back an ACK or NACK.

19.11.5 I2C Master Status Register (I2C_MSPSR)

NAME	I2C_MSPSR							
Offset	0x000000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	BUSY	RW	-	BF	-	ACKMO	
access	U-0	R-0	R-0	U-0	R-0	U-0	R/W-0	

bit	name	functional description
31:6	-	RFU: Reserved, read as 0
5	BUSY	I2C Communication Status Bit (Busy) 1: The interface is in the read/write state and data transfer is in progress 0: Data transfer has been completed
4	RW	I2CTransfer Direction Status Bits (Read/Write) 1: The master reads data from the slave 0: The master writes data to the slave
3	-	RFU: Reserved, read as 0
2	BF	Buffer Full Status Bit (Buffer Full) Receive. 1: Reception complete, MSPBUFFull 0: Reception not complete, MSPBUF empty Send. 1:Transmitting, MSPBUFFull 0:Sending complete, MSPBUFempty
1	-	RFU: Reserved, read as 0
0	ACKMO	Status of the master response signal in master receive mode (Ack Master output) 1: The master sends back a NACK 0: The master sends back a ACK <i>Note: The P flag register must be cleared before the software can set ACKMO</i>

19.11.6 I2C Master Baud Rate Generation Register (I2C_MSPBGR)

NAME	I2C_MSPBGR							
Offset	0x00000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	MSPBRGH[7:0]							
access	R/W-0001 0011							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	MSPBRGL[7:0]							
access	R/W-0001 0011							

bit	name	functional description
31:25	-	RFU: Reserved, read as 0
24:16	MSPBRGH	The width of the SCL clock low level, counted by the I2C operating clock (Master SCL High level length)
15:9	-	RFU: Reserved, read as 0

8:0	MSPBRGL	The width of the SCL clock low level, counted by the I2C operating clock. (Master SCL Low level length)
-----	---------	--

19.11.7 I2C Master Transfer Buffer Register (I2C_MSPBUF)

NAME	I2C_MSPBUF							
Offset	0x00000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	MSPBUF							
access	R/W-0000 0000							

bit	name	functional description
31:8	-	RFU: Reserved, read as 0
7:0	MSPBUF	MSPBUF[7:0]:The reading and writing of data is accomplished through the operation of MSPBUF. When sending, a write operation is performed to the MSPBUF and the data send/receive shift register (MSPSR) is also loaded; when receiving, the MSPBUF and MSPSR form a double buffer structure and the data is read out to the MSPBUF. After receiving a byte of data, the MSPSR loads the data into the MSPBUF and at the same time sets the I2CIF. MSPSR is not a direct register and has no physical address. (Master data Buffer)

19.11.8 I2C Master Timing Control Register (I2C_MSPTCR)

名称	I2C_MSPTCR							
Offset	0x0000001C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							SDAHD[8]
access	U-0							R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	SDAHD[7:0]							
access	R/W-0000 1010							

bit	name	functional description
31:9	-	RFU: Reserved, read as 0
8:0	SDAHD	Defines the SDAhold time parameter with respect to the falling edge of SCL, counted by the I2Coperating clock (SDA hold delay) Note: The minimum effective value is 1, the maximum effective value is MSPBRGL

19.11.9 I2C Master Timing Control Register (I2C_MSPTOR)

NAME	I2C_MSPTOR							
Offset	0x00000020							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-				TIMEOUT[11:8]			
access	U-0				R/W-1111			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	TIMEOUT[7:0]							
access	R/W-1111 1111							

bit	name	functional description
31:12	-	RFU: Reserved, read as 0
11:0	TIMEOUT	Defines the slave SCL low stretching timeout period, which can be rewritten by software with MSPEN=0 (SCL stretching Time Out) $T_{SCL_STRETCHING_TIMEOUT} = TIMEOUT[11:0] * T_{SCL}$

19.11.10 I2C Slave Control Register (I2C_SSPCR)

NAME	I2C_SSPCR							
Offset	0x00000024							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-00000000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-00000000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	SCLSE N SSP_D MAEN							
bit	R/W-1 R/W-0							
name	Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0							
access	ACKEN SDAO_DLYEN SCLI_ANFEN A10EN SSPEN							
bit	R/W-1 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0							
name	-							
access	U-0							

bit	name	functional description
31:10	-	RFU: Reserved, read as 0
9	SCLSEN	I2C slave clock stretching enable (SCL Stretching Enable) 0: Disable slave clock stretching 1: Enable slave clock stretching <i>Note: When the slave uses DMA communication, SCLCEN must be set to 1</i>
8	SSP_DMAEN	I2C slave DMA enable 1: Enable DMA function 0: Disable DMAfunction
7:5	-	RFU: Reserved, read as 0
4	ACKEN	ACK enable bit (Slave Ack Enable) 1: Slave will send back ACK after receiving 0: Slave does not send back ACK
3	SDAO_DLYEN	SDA slave output delay enable 0: Bypass slave SDA output delay 1: Enable slave SDA output delay
2	SCLI_ANFEN	SCL slave input analog filter enable 0: Bypass analog filter 1: Enable analog filter
1	A10EN	10bit Slave address enable 1: Slave uses 10bit address 0: Slave uses 7bit address
0	SSPEN	I2C slave enable bit 1: Enable I2C slave 0: Disable I2C slave

19.11.11 I2C Slave Interrupt Enable Register (I2C_SSPIER)

NAME	I2C_SSPIER							
Offset	0x00000028							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	ADEE	SE	PE	WCOLE	SSPOVE	ADME	TXIE	RXIE
access	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:8	-	RFU: Reserved, read as 0
7	ADEE	Slave Address Error Interrupt Enable, 1 is valid
6	SE	Start Interrupt Enable, 1 is valid
5	PE	Stop Interrupt Enable, 1 is valid
4	WCOLE	Write Collision Interrupt Enable, 1 is valid
3	SSPOVE	Slave Buffer Overflow Interrupt Enable, 1 is valid
2	ADME	Slave address match interrupt enable, 1 is valid
1	TXIE	Transmit Complete Interrupt Enable, 1 is valid
0	RXIE	Receive Complete Interrupt Enable, 1 is valid

19.11.12 I2C Slave Interrupt Status Register (I2C_SSPISR)

NAME	I2C_SSPISR							
Offset	0x0000002C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	ADE	S	P	WCOL	SSPOV	ADM	TXIF	RXIF
access	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:8	-	RFU: Reserved, read as 0
7	ADE	Address error flag, hardware set, write 1 to clear In the case of a 7bit address, the address byte starting with 11110 is received, or when the first byte does not start with 11110 in the case of a 10bit address, ADEE is triggered.
6	S	The start sequence is detected, hardware set, software is automatically cleared after reading (Start flag)
5	P	The stopsequence is detected, hardware set, software is automatically cleared after reading (Stop flag)
4	WCOL	Write Collision flag, hardware set, write 1 to clear 1: In the case of BF=1, the software writes new data to SSPBUF 0:No write collision When WCOL occurs, new data will be discarded
3	SSPOV	Slave buffer overflow flag, hardware set, write 1 to clear 1: In the case of BF=1, the slave receives new data 0:No receive overflow If the slave enables SCL stretching, the received data will not overflow; therefore, SSPOV can only be set when SCLSEN=0.
2	ADM	Slave address matched flag, hardware set, write 1 to clear 1:The received 7bit or 10bit address is consistent with the contents of the SLAVE_ADDR register 0: The received address is inconsistent with SLAVE_ADDR
1	TXIF	I2C slave transmit interrupt flag, hardware set, write 1 to clear
0	RXIF	I2C slave receive interrupt flag, hardware set, write 1 to clear

19.11.13 I2C Slave Status Register (I2C_SSPSR)

NAME	I2C_SSPSR							
Offset	0x00000030							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							

NAME	I2C_SSPSR							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				BUSY	RW	DA	BF
access	U-0				R-0	R-0	R-0	R-0

bit	name	functional description
31:4	-	RFU: Reserved, read as 0
3	BUSY	Slave communication flag (Busy) 1: Slave data receiving and sending 0: Slave idle
2	RW	Read/write direction status register (Read/Write) 1: The slave receives R/W=1, and the slave needs to send data to the master 0: Slave is in the state of receiving data
1	DA	Data/addressframe indication 1: The last byte received is data 0: The last byte received is the address
0	BF	Slave buffer full flag 1: SSPBUFFull 0: SSPBUFEmpty

19.11.14 I2C Slave Transfer Buffer Register (I2C_SSPBUF)

NAME	I2C_SSPBUF							
Offset	0x00000034							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	SSPBUF							
access	R/W-0000 0000							

bit	name	functional description
31:8	-	RFU: Reserved, read as 0
7:0	SSPBUF	SSPBUF[7:0]: The reading and writing of data is accomplished through the operation of SSPBUF. When sending, a write operation is performed to the SSPBUF and the data send/receive shift register (SSPSR) is also loader; when receiving, the SSPBUF and SSPSR form a double buffer structure and the data is read out to the SSPBUF. After receiving a byte of data, the SSPSR loads the data into the SSPBUF and at the same time sets the I2CIF. SSPSR is not a direct register and has no physical address. (Slave Buffer)

19.11.15 I²C Slave Address Register (I2C_SSPADR)

NAME	I2C_SSPADR							
Offset	0x00000038							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	SSPADDR[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:10	-	RFU: Reserved, read as 0
9:0	SSPADDR	Slave Address Register A10EN = 1, 10 bits are valid A10EN = 0, only the lower 7 bits are valid

20 Universal asynchronous receiver / transmitter (UART)

20.1 Introduction

Main features:

- Baud rate is configurable
- 4 independent channel (UART0, UART1, UART2, UART3)
- Full duplex communication
- Configurable data length (6、7、8、9bits)
- Configurable stop bits (1 stop bit or 2 stop bits)
- infrared modulation
- DMA
- receive timeout

20.2 UART Block Diagram




Figure 20-1 UART Block Diagram

20.3 Pin definition

The UART module has two pins to communicate with external devices, and each UART's transceiver signal may be mapped to a different GPIO, which is shown as the table below.

Pin	UARTx	Symbol	Function
PA2	UART0	UART0_RX	Data reception
PA3		UART0_TX	Data transmission
PC2	UART1	UART1_RX	Data reception
PC3		UART1_TX	Data transmission
PA0	UART4	UART4_RX	Data reception
PA1		UART4_TX	Data transmission
PC4	UART5	UART5_RX	Data reception
PC5		UART5_TX	Data transmission

The following table shows the UART pin mapping relationship:

Pin	UARTx	Symbol	Function
PA2	UART0	UART0_RX	Data reception
PA3		UART0_TX	Data transmission
PC2	UART1	UART1_RX	Data reception
PC3		UART1_TX	Data transmission
PA0	UART4	UART4_RX	Data reception
PA1		UART4_TX	Data transmission
PC4	UART5	UART5_RX	Data reception
PC5		UART5_TX	Data transmission

Table 20-1 UART Pin list

When the UART function is mapped to multiple pins at the same time:

- PA2 and PA13 are configured as digital peripheral functions at the same time
 - Only the RX signal on PA2 will be input into the module
- PC2 and PB13 are configured as digital peripheral functions at the same time
 - Only the RX signal on PA2 will be input into the module
- PC4 and PD0 are configured as digital peripheral functions at the same time
 - Only the RX signal on PC4 will be input into the module
- PA0 and PB2 are configured as digital peripheral functions at the same time
 - Only the RX signal on PA0 will be input into the module
- When the UART sending function is mapped to multiple GPIOs at the same time, these pins will send data at the same time

20.4 UART Mode

FM33L0xx integrates different types of UART (LPUART), and the differences are shown in the following table:

UART Character	UART0/1	UART4/5	LPUART0/1
DMA Supply	Y	Y	Y
Half Duplex/Full Duplex	Y	Y	Y
The infrared emission	Y	Y	-
Dual clock domain (working clock independent of bus)	Y	-	Y
Sleep wake up	Y	-	Y
Receive Timeout	Y	-	-
Transmission Delay	Y	-	-
Data Length		6, 7, 8, 9bits	

Table 20-2 UART Mode

20.5 UART Character Format

The basic timing of UART transmission characters is shown in the figure below. Each character contains at least 1bit START and at least 1bit STOP bits, data lengths can be configured to be 6-9bits, and parity bit can be selected.




Figure 20-2 UART Character Format

UART supports multiple frame formats controlled by the `UARTxCSr.PDsel` register and `uartxCNr.parity` register, which are listed in the table below:

PDSEL	PARITY	Frame Format ^[1]
00	00	[Start 7 bits data Stop]
	01, 10	[Start 7 bits data Parity Stop]
01	00	[Start 8 bits data Stop]
	01, 10	[Start 8 bits data Parity Stop]
10	00	[Start 9 bits data Stop]
	01, 10	[Start 9 bits data Parity Stop]
11	00	[Start 6 bits data Stop]
	01, 10	[Start 6 bits data Parity Stop]

Table 20-3 UART Data Frame Format

[1]: The Stop bit can be either 1bit or 2bits, depending on the STOPCFG register.

Note: THE PDSEL register is used to configure the data length of the frame. The communication frame length is [start bit + data bit + check bit + stop bit].

20.6 UART function description

20.6.1 CPHA=0

UART0 and UART1 implement dual clock structure:

- The bus register clock is represented by PCLK, derived from APBCLK. PCLK must be enabled when the CPU or DMA needs to access the UART internal registers.
- Data transfer clock is represented by UCLK, which can not only come from APBCLK, but also from RCHF, SYSCLK, RC4M, which can work independently of APBCLK. UCLK must be enabled before data transceiving.

The control of PCLK and UCLK are implemented in the CMU module. The corresponding CMU control registers must be correctly configured before UART communication.

The dual clock structure can make UART0 and UART1 unlimited to the configuration of APBCLK. When some peripherals need to work on high APBCLK frequency, UART can still work on the reduced frequency. Or conversely, the CPU operates at a lower frequency and UART data communication remains at a higher baud rate.

Theoretically, there is no relative relation between PCLK and UCLK. UCLK can be faster or slower than PCLK. However, the application needs to pay attention to whether the CPU or DMA has enough time for data transfer when the frequency difference between the two is significant.

Different from UART0 and UART1, UART4 and UART5 adopt a single clock structure. At this time, uclk=pclk, and the data sending and receiving clock of UART is also derived from APBCLK.

20.6.2 Bit Receiving Sampling

UART oversampled the received data 16 times within one baud, and two out of three majority decision is made at the middle position of each bit to improve noise immunity.




Figure 20-3 Bit Sampling

The bits received into the receive shift register are the result of majority decisions. For example, if the result of the three samples is 001, the result is 0; If it's 011, the result is 1.

Since UART oversamples the input signals 16 times, SPBRG configuration is required to be no less than 16, that is, the UART working clock must be at least 16 times higher than baud rate.

20.6.3 Data Transmission

Transmit shift register (TSR) is used to serialize the data out. The outgoing data must first be written to the TX buffer. When the software sets the TXEN register, if the TX buffer is not empty, UART will load the buffer data into TSR and begin to shift out.

Note: Since the register operation clock and baud rate clock are asynchronous, when transmitting starts, the TSR has to wait for baud rate clock. Therefore, there is a maximum delay of 1 BAUD between TXEN setting and UART transmitting.

TXBE and TXSE are interrupt flag means TX buffer empty and TSR empty, respectively.

Software needs to set the Baudrate register SPBRG first, and set TXEN to 1, then write TXBUF register to start transmitting. You can also set the baud rate SPBRG, then write the TXBUF register, and set the TXEN later. If software clears TXEN during transmission, the data transmission will be terminated, and the TX buffer will also be reset.

The following is an example of UART transmitting asynchronously. In this example, the software first writes data to TXBUF, and then set TXEN.




Figure 20-4 UART asynchronous transmission waveform 1

The recommended steps in the figure are as follows:

- Select the appropriate baud rate and initialize SPBRG

- If an interrupt is required, set TXSE_IE or TXBE_IE
- Determine the format of data transmission: Set PDSEL register, determine the length of data transmission; Set the PARITY register to choose whether to send a PARITY bit and the type of PARITY, and set the STOPSEL register to decide whether to send a 1-bit or 2-bit stop
- If the data to send is infrared modulated, write the appropriate value to the IRCON register to obtain the corresponding modulation frequency and duty cycle, and set TXIREN
- Write the data to TXBUF register
- Enable transmission: set TXEN

The software can also set TXEN first and then write TXBUF. UART will immediately start the sending process after the data is written to TXBUF.




Figure 20-5 UART asynchronous transmission waveform 2

When TXBUF is empty, the software can immediately write the next data to be sent, in order to achieve continuous data transmission without interval.




Figure 20-6 UART asynchronous transmission waveform 3

20.6.4 Data Reception

The serial data receiving of UART uses a receive shift register (RSR). When the stop bit is received, RSR feeds the received data into the receive buffer (RXBUF). The interrupt flag RXBF is set to 1 after each received byte is copied into the receive buffer. When new data is received when RXBUF is full, the original data in the RX buffer will be overwritten, and RXBF flag is set again. Meanwhile, receive overflow error occurs, and OERR is set to 1. The OERR flag can be cleared by writing 1 by software or reading RXBUF.

During the receiving process, if the correct stop bit is not detected, a frame format error occurs and FERR is set to 1. If a parity error occurs, flag bit PERR is set to 1.

The recommended asynchronous receive procedure is as follows:

- Select the appropriate baud rate and initialize SPBRG
- If an interrupt is required, set RXBF_IE
- Set the format of data receiving: set PDSEL register to determine the length of data sent;
- Set the PARITY register to choose whether to send a PARITY bit and the type of PARITY, and set the STOPSEL register to decide whether to send a 1-bit or 2-bit stop
- Enable receiving: Set RXEN
- At the end of a frame, the RXBF bit is set to 1. If the RXBF_IE bit is set to 1, an interrupt will be generated
- Read PERR, FERR, and OERR registers to determine if there are any data error or overflow
- Read the received data in the RXBUF register

20.6.5 Use DMA for UART communication

When DMA is enabled, UART will automatically generate the corresponding DMA request when the TX buffer is empty or the RX buffer is full. Application needs to configure DMA channel connections, set the RAM pointer, and enable DMA channels. After that, the DMA will automatically respond to the UART request and complete the data transfer between RAM and UART.

Application example: DMA for UART0 receive

- Configure DMA channel 1 or 3 as RXD0
- Set corresponding channel parameters: RAM pointer, address increment and decrement, channel priority, transmission length, interrupt settings, etc.
- Enable corresponding DMA channels.
- Configure UART parameters.
- The enabled UART waits for the data to be received
- UART automatically generates DMA requests when RX buffer is full

- DMA responds to the request, reads the UART RXBUF, and writes to the specified RAM address.

20.6.6 Transmission completion interrupt in DMA mode

When UART transfers data through DMA, DMA will produce a DMA channel interrupt after a specified length of data has been transferred. But when the channel interrupt occurs, the last frame of data has just been written to the UART TXBF and has not yet been sent. By configuring the DMATXIFCFG register, it is possible to generate a transmit completion interrupt (buffer empty or shift register empty) when the last frame data has been sent. Which will interrupt CPU after all data has been sent.

The software procedure is described as follows:

- Configure DMA channels UART TX
- Disable the DMA channel interrupt.
- Set UART TXBE_IE or TXSE_IE registers to allow interrupts to be generated.
- Set the DMATXIFCFG register, allowing only the last frame of data to produce interrupt output.
- Prepare data to send. Enable the DMA.
- UART transmits continuously until the last frame, no TXBE or TXSE interrupts are generated.
- After the last frame is sent, UART produces a TXBE or TXSE interrupt.

The following table assumes that UART sends N frames via DMA:

TXBE_IE TXSE_IE	DMATXIFCFG	Frame No.	TXBETXSE	UART interrupt
0	x	1~N	After each frame is sent, then set.	Inactive
1	0	1~N	After each frame is sent, then set.	Inactive
	1	1~N-1	After each frame is sent, then set.	Inactive
		N	After each frame is sent, then set.	Active

Table 20-4 The status of the interrupt flag when UART uses DMA to send data

20.7 Baud Rate Generation

20.7.1 Baud rate generation

The Baud rate register is a 16-bit register whose value X is any integer between 16 and 65535.

Baud rate calculation formula:

$$\text{Baud} = F_{\text{CLK}} / (\text{SPBRG} + 1);$$

Note: FCLK can be different clocks in different UART. For UART2~5, FCLK is APBCLK. For

UART0 and UART1, FCLK is a working clock independent of APBCLK.

To support full duplex communication, the receiving and transmitting baud rates are generated separately.

The following table shows the baud rate at common system clock frequencies:

Baud bps	F _{CLK} =16MHz			F _{CLK} =8MHz		
	Actual (bps)	Error%	X+1	Actual (bps)	Error%	X+1
300	300.0019	0.000625	53333	299.9963	-0.00125	26667
1200	1200.03	0.0025	13333	1199.94	-0.005	6667
2400	2399.88	-0.005	6667	2400.24	0.010001	3333
4800	4800.48	0.010001	3333	4799.04	-0.02	1667
9600	9598.08	-0.02	1667	9603.842	0.040016	833
19200	19207.68	0.040016	833	19184.65	-0.07994	417
38400	38369.3	-0.07994	417	38461.54	0.160256	208
57600	57553.96	-0.07994	278	57553.96	-0.07994	139
115200	115107.9	-0.07994	139	115942	0.644122	69
230400	231884.1	0.644122	69	228571.4	-0.79365	35
460800	457142.9	-0.79365	35	470588.2	2.124183	17

Baud bps	F _{CLK} =24MHz			F _{CLK} =32MHz		
	Actual (bps)	Error%	X+1	Actual (bps)	Error%	X+1
300	300	0	80000	299.9991	-0.00031	106667
1200	1200	0	20000	1199.985	-0.00125	26667
2400	2400	0	10000	2400.06	0.0025	13333
4800	4800	0	5000	4799.76	-0.005	6667
9600	9600	0	2500	9600.96	0.010001	3333
19200	19200	0	1250	19196.16	-0.02	1667
38400	38400	0	625	38415.37	0.040016	833
57600	57553.96	-0.07994	417	57553.96	-0.07994	556
115200	115384.6	0.160256	208	115107.9	-0.07994	278
230400	230769.2	0.160256	104	230215.8	-0.07994	139
460800	461538.5	0.160256	52	463768.1	0.644122	69

Table 20-5 Common clock frequency baud rate calculation

20.7.2 Adaptive Baud Rate Generation

Using the Capture function of Timer, the adaptive baud rate can be realized. Generally the external UART device sends a frame according to the negotiated data content (such as 0xF8) at target baud rate, and the timer counts the high level pulse width of the frame data. The MCU reads the timer capture result to calculate the Baud rate, and writes it into the baud rate register. Then the following data can be received with new baud rate. Refer to the Timer section.

20.8 Infrared modulation

The UART_IRCR register holds an 11-bit frequency divider TZBRG, whose value is any integer between 0 and 2047. All UART share one infrared modulation generator.

Infrared modulation frequency calculation formula:

$$\text{FIR} = \text{F}_{\text{APBCLK}} / (\text{TZBRG} + 1)$$

The infrared modulation method is: when sending data 0, the infrared frequency is modulated; when sending data 1, the infrared frequency is not modulated.

In order to meet the needs of PNP and NPN infrared optical transistor, register IRFLAG bit controls the polarity of infrared modulation output.

When IRFLAG=0, it is positive polarity output, suitable for PNP.

When IRFLAG=1, it is negative polarity output, suitable for NPN.

The TH register is used to configure the ir modulation duty cycle.

$$\text{Duty ratio: } Y = (\text{TZBRG}[10:4] * \text{TH}) / (\text{TZBRG} + 1)$$

When TH=4'b0000, the duty ratio is $Y = (\text{TZBRG}[10:1]+1)/(X+1)$;

When TZBRG[10:4]=7'h00, the duty ratio is $Y = \text{TH}/(\text{TZBRG}[3:0]+1)$;

If this time $\text{TH} > \text{TZBRG}[3:0]$, then ir modulation clock IRCLK is fixed at high level.

When the infrared modulation polarity is reversed (IRFLAG=1), the duty cycle is also 1-y

The infrared modulation waveform is shown in the following figure:




Figure 20-7 The infrared modulation waveform

Duty cycle is defined as the high level length/period regardless of whether the effective level is 0 or 1.

20.9 Receive timeout

A time-out mechanism is designed for time-sensitive applications such as MODBUS. When the RXTOEN register is enabled, the timeout counter is counted at the baud rate clock. Each time a complete data frame is received, the timeout counter is cleared and the count is restarted. The upper limit of the timeout overflow can be configured by the software with a maximum of 255 baud.

Note: Receive timeout function is not supported in UART4 and UART5.

20.10 Transmit Delay

Through the TXDLY_LEN register, you can control the time interval between two data frames sent, the unit is Baud. The transmit delay is the interval between the end of the last STOP bit of the previous frame and the start bit of the next frame.




Figure 20-8 UART Transmit Delay

Note: UART4 and UART5 does not support sending delay function.

20.11 Register

Offset	Name	Symbol
UARTPublic register(module base address: 0x40019C00)		
0x00000000	Infrared modulation Control Register	UART_IRCR
UART0Register(module base address: 0x40011C00)		
0x00000000	UART0 Control Status Register	UART0_CSR
0x00000004	UART0 Interrupt Enable Register	UART0_IER
0x00000008	UART0 Interrupt Status Register	UART0_ISR
0x0000000C	UART0 Time-Out and Delay Register	UART0_TODR
0x00000010	UART0 Receive Buffer	UART0_RXBUF
0x00000014	UART0 Transmit Buffer	UART0_TXBUF
0x00000018	UART0 Baud rate Generator Register	UART0_BGR
UART1 Register(module base address: 0x40012000)		
0x00000000	UART1 Control Status Register	UART1_CSR
0x00000004	UART1 Interrupt Enable Register	UART1_IER
0x00000008	UART1 Interrupt Status Register	UART1_ISR
0x0000000C	UART1 Time-Out and Delay Register	UART1_TODR
0x00000010	UART1 Receive Buffer	UART1_RXBUF
0x00000014	UART1 Transmit Buffer	UART1_TXBUF
0x00000018	UART1 Baud rate Generator Register	UART1_BGR
UART4 Register(module base address: 0x4001A000)		

Offset	Name	Symbol
0x000000000	UART4 Control Status Register	UART4_CSR
0x000000004	UART4 Interrupt Enable Register	UART4_IER
0x000000008	UART4 Interrupt Status Register	UART4_ISR
0x000000010	UART4 Receive Buffer	UART4_RXBUF
0x000000014	UART4 Transmit Buffer	UART4_TXBUF
0x000000018	UART4 Baud rate Generator Register	UART4_BGR
UART5 Register(module base address: 0x4001A400)		
0x000000000	UART5 Control Status Register	UART5_CSR
0x000000004	UART5 Interrupt Enable Register	UART5_IER
0x000000008	UART5 Interrupt Status Register	UART5_ISR
0x000000010	UART5 Receive Buffer	UART5_RXBUF
0x000000014	UART5 Transmit Buffer	UART5_TXBUF
0x000000018	UART5 Baud rate Generator Register	UART5_BGR

20.11.1 Infrared Modulation Register (UART_IRCR)

NAME	UART_IRCR							
Offset	0x000000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	IRFLAG	TH				TZBRG[10:8]		
access	R/W-0	R/W-0000				R/W-000		
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	TZBRG[7:0]							
access	R/W-1101 0010							

Bit	Name	Functional description
31:16	-	Reserved, read as 0
15	IRFLAG	Controls the default output polarity when infrared modulation sends data. 0: Positive polarity 1: Negative polarity
14:11	TH	Transmission High Duty
10:0	TZBRG	Transmission Baud Rate

20.11.2 UARTx Control status register (UARTx_CSR)

NAME	UARTx_CSR(x=0,1,4,5)							
Offset	0x000000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							

bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name				-			TXIREN	RXTOEN
access				U-0			R/W-0	R/W-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name			-	IOSWAP	-	DMATXIFCFG	BITORD	STOPCFG
access			U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	PDSEL		PARITY		RXPOL	TXPOL	RXEN	TXEN
access	R/W-00		R/W-00		R/W-0	R/W-0	R/W-0	R/W-0

Bit	Name	Functional description
31:25	-	Reserved, read as 0
24	BUSY	UART communication flag, read-only 1: UART is communicating. 0: UARTIDLE
23:18	-	Reserved, read as 0
17	TXIREN	Send infrared modulation enablement. 1: Enable infrared modulation transmission. 0: Turn off infrared modulation sending.
16	RXTOEN	Receive timeout enablement. 1: Enable the receive timeout function. 0: Turn off receive timeout.
15:13	-	Reserved, read as 0
12	IOSWAP	Exchange of RX and TX pins. 0: The default pin order.(Consistent with package diagram.) 1: swap pin.
11	-	Reserved, read as 0
10	DMATXIFCFG	DMA send completion interrupt, only valid if UART sends through DMA. 1: In the case of IE=1, interrupt signal output is allowed after the last frame is sent in DMA mode;Interrupt signal output is not allowed after the data frame before the last frame has been sent. 0 : It is up to IE to decide whether to allow interrupt signal output.
9	BITORD	Bit order in which data is sent/received. 0: LSB first 1: MSB first
8	STOPCFG	Stop bit width configuration, only valid for sending frame format 0: 1stop bit. 1: 2stop bit.
7:6	PDSEL	Select the data length of each frame;This register is valid for both sending and receiving data. 00: 7 data bit 01: 8 data bit 10: 9 data bit 11: 6 data bit

Bit	Name	Functional description
5:4	PARITY	parity bit configuration; This register is valid for both sending and receiving data. 00: No parity bit 01: Even 10: Odd 11: RFU
3	RXPOL	Receive data polarity configuration. 0: standard 1: inverted
2	TXPOL	Transmit data polarity configuration. 0: standard 1: inverted
1	RXEN	Receive enable
0	TXEN	Transmit enable

20.11.3 UARTx Interrupt enable register (UARTx_IER)

NAME	UARTx_IER(x=0,1,4,5)							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-				RXTO_IE	RXERR_IE	-	RXBF_IE
access	U-0				R/W-0	R/W-0	U-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	NEWUP_IE	-				TXBE_IE	TXSE_IE	
access	R/W-0	U-0				R/W-0	R/W-0	

Bit	Name	Functional description
31:12	-	Reserved, read as 0
11	RXTO_IE	Receive timeout interrupt enable, 1 enable. (Only UART0 and UART1 are valid)
10	RXERR_IE	Receive error interrupt enable, 1 enable.
9	-	Reserved, read as 0
8	RXBF_IE	Receive buffer full interrupt enablement, 1 enable
7	NEWUP_IE	Reserved, read as 0
6:2	-	Transmit buffer empty interrupt enable, 1 enable
1	TXBE_IE	Transmit buffer empty and Transmit Register empty interrupt enable, 1 enable
0	TXSE_IE	Reserved, read as 0

20.11.4 UARTx Interrupt flag register (UARTx_ISR)

NAME	UARTx_ISR(x=0,1,4,5)							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-				PERR	FERR	OERR	
access	U-0				R/W-0	R/W-0	R/W-0	
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-				RXTO	-		RXBF
access	U-0				R/W-0	U-0		R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	NEWKF	-				TXBE	TXSE	
access	R/W-0	U-0				R-0	R/W-0	

Bit	Name	Functional description
31:19	-	Reserved, read as 0
18	PERR	Parity error interrupt flag, hardware set, software write 1 to clear
17	FERR	Frame format error interrupt flag, hardware set, software write 1 to clear
16	OERR	The receiving buffer overflow error interrupt flag is set when the ReceiveBuffer is full and the new data is received. When hardware is set and software writes 1 or reads RXBUF, the receiving overflow interrupt will be cleared, and the original data in the receiving buffer will be overwritten by the new data.
15:12	-	Reserved, read as 0
11	RXTO	Receive timeout interrupt flag, hardware set, software write 1 to clear(UART0 and UART1 only)
10:9	-	Reserved, read as 0
8	RXBF	Receive Buffer full interrupt flag, hardware set, software writes 1 or reads RXBUF to clear
7	NEWKF	RX falling edge asynchronous detection interrupt flag, hardware set, software write 1 to clear (NegEdge Wakeup Flag write 1 to clear) (Only UART0 and UART1 are valid)
6:2	-	Reserved, read as 0
1	TXBE	Transmit Buffer empty interrupt flag, hardware set, software write TXBUF to clear.
0	TXSE	shift register empty interrupt flag. Hardware set, software write 1 or software write tx buffer to clear.

20.11.5 UARTx Timeout and delay registers (UARTx_TODR)

Name	UARTx_TODR(x=0,1)							
Offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							

bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name					-			
access					U-0			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name					TXDLY_LEN			
access					R/W-0000 0000			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name					RXTO_LEN			
access					R/W-1111 1111			

Bit	Name	Functional description
31:16	-	Reserved, read as 0
15:8	TXDLY_LEN	Transmit delay, maximum 255baud
7:0	RXTO_LEN	Receive timeout length, maximum 255baud

20.11.6 UARTx Receive Buffer Register (UARTx_RXBUF)

Name	UARTx_RXBUF(x=0,1,4,5)							
Offset	0x00000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name					-			
access					U-0			
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name					-			
access					U-0			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name					-			RXBUF[8]
access					U-0			R-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name					RXBUF[7:0]			
access					R-0000 0000			

Bit	Name	Functional description
31:9	-	Reserved, read as 0
8:0	RXBUF	Receive data buffer

20.11.7 UARTx Transmit Buffer Register (UARTx_TXBUF)

NAME	UARTx_TXBUF(x=0,1,4,5)							
Offset	0x00000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name					-			
access					U-0			
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name					-			
access					U-0			

bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							TXBUF[8] 1
access	U-0							R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	TXBUF[7:0]							
access	R/W-0000 0000							

Bit	Name	Functional description
31:9	-	Reserved, read as 0
8:0	TXBUF	Transmit data buffer register

When sending and receiving 7-bits, the 7bits data sent will be written into TXBUF[6:0]

20.11.8 UATRx Baud Rate Generate Register (UARTx_BGR)

NAME	UARTx_BGR(x=0,1,4,5)							
Offset	0x00000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	SPBRG[15:8]							
access	R/W-0000 0011							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	SPBRG[7:0]							
access	R/W-0100 0001							

Bit	Name	Functional description
31:16	-	Reserved, read as 0
15:0	SPBRG	Serial Port Baud Rate Generation

Baud rate calculation is detailed in 18.7.1 Baud rate

Note: When SPBRG <= 0x000F, UARTDIV=16'H000F;
when SPBRG > 0x000F, UARTDIV=SPBRG.

21 Low power UART (LPUART)

21.1 Introduction

LPUART is an enhanced asynchronous serial communication interface. Its working clock can choose bus clock (APBCLK), 32768Hz crystal oscillator clock (XTLF), 32KHz low-power ring oscillator clock (LPOSC), high-frequency ring oscillator clock (RCHF), system clock (SYSCLK)), low-power intermediate frequency ring oscillator clock (RCMF). Among them, when the working clock is selected as XTLF or LPOSC, it can support data reception up to 9600 baud rate. At this time, LPUART has extremely low power consumption and can work in Sleep/DeepSleep mode.

Features:

- Asynchronous data transmission and reception
- 2 independent channels (LPUART0, LPUART1)
- Standard UART frame format
 - start bit (1bit)
 - Programmable data word length (6 or 7 or 8 or 9 bits)
 - Programmable parity(Odd or Even or None)
 - Configurable stop bits (1 or 2 stop bits)
- Data polarity control
- Communication under Sleep/DeepSleep mode
- Interrupt flag
 - Receive Buffer full
 - Receive Buffer overflow
 - Receive frame format error
 - Receive parity error
 - START detection
 - Data matching
 - Transmit complete
- Wake up the chip in sleep mode
 - RXD falling edge wake up
 - Start bit detection wakes up
 - 1 byte receive complete wake up
 - 1 byte data match wake up
- Support DMA (not available under Sleep/DeepSleep mode)

21.2 Block Diagram




Figure 21-1 LPUART Block Diagram

21.3 Pin definition

The LPUART module uses 2 pins to communicate with external devices, and the receiving and sending signals of each UART may be mapped to different GPIOs.

Pin	UARTx	Symbol	Function
PA13	LPUART0	LPUART0_RX	Data Receive
PA14		LPUART0_TX	Data Transmit
PC2	LPUART1	LPUART1_RX	Data Receive
PC3		LPUART1_TX	Data Transmit

[1] Only available for FM33LG0x6 models

When the LPUART function is mapped to multiple pins at the same time:

- PA2 and PA13 are configured as digital peripheral functions at the same time
 - Only the RX signal on PA2 will be input into the module
- PC2 and PB13 are configured as digital peripheral functions at the same time
 - Only the RX signal on PC2 will be input into the module
- When the LPUART transmission function is mapped to multiple GPIOs at the same time, these pins will send data at the same time

21.4 Clocks

LPUART uses a clock independent of APBCLK for data transmission and reception, and the relevant registers need to be configured in the CMU module before work.


LPUART can use XTLF or LPOSC to work. Because LPOSC is not high in accuracy, clock calibration must be performed before using LPOSC for LPUART communication, and LPOSC is calibrated to within +/-1%.

LPOSC calibration should not use XTLF, because XTLF can be used for communication if there is XTLF. Therefore, the LPOSC calibration circuit should use RCHF to work, and the recommended reference input is 8MHz.

In ACTIVE mode, LPUART can also use RCHF to work, at this time the clock accuracy will be higher than LPOSC, in order to obtain better timing fault tolerance performance. When working with RCHF, the prescaler circuit prescales the RCHF to obtain a clock frequency close to 32768Hz. For example, when the RCHF is 8M/16M/24M, the prescaler frequency division coefficient should be 244/488/732 respectively.

In ACTIVE and LP ACTIVE modes, LPUART can use RCMF clock to work. The temperature coefficient of RCMF is poorer than RCHF, so it is recommended to calibrate RCMF before LPUART work.

See the figure below for the LPUART working clock structure. This part of the functions and registers are implemented in the CMU module.



21.5 Character description

The basic timing of LPUART characters is similar to a standard UART. Each character frame contains at least 1bit START and at least 1bit STOP bits, data lengths can be configured to be 6-9bits, and parity bits can be selected.




Figure 21-2 Character format

LPUART supports multiple frame formats controlled by the `UARTxCSR.PDSEL` register and `UARTxCSR.PARITY` register, as shown in the following table:

PDSEL	PARITY	Frame Format ^[1]
00	00	[Start 7 bits data Stop]
	01, 10	[Start 7 bits data Parity Stop]
01	00	[Start 8 bits data Stop]
	01, 10	[Start 8 bits data Parity Stop]
10	00	[Start 9 bits data Stop]
	01, 10	[Start 9 bits data Parity Stop]
11	00	[Start 6 bits data Stop]
	01, 10	[Start 6 bits data Parity Stop]

Table 21-1 LPUART Frame Format

[1]: The Stop bit can be either 1bit or 2bit, depending on the `STOPCFG` register.

Note: THE PDSEL register is used to configure the data length of the frame. The communication frame length is [start bit + data bit + parity bit + stop bit].

21.6 Functional Description

21.6.1 Bit sampling

Since the clock of LPUART is only around 32KHz, a standard UART cannot support 9600bps communication. Bit modulation needs to be introduced.

The software needs to reasonably configure the modulation control register MCTL according to different communication baud rates. The recommended configuration parameters are listed as follows:

Baud	MCTL												
	Bit0 (start)	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Bit9	Bit10	Bit11	Bit12
9600	0	1	0	0	1	0	1	0	1	0	1	0	0
4800	1	1	0	1	1	1	1	1	0	1	1	1	1
2400	1	1	0	1	1	0	1	1	0	1	1	0	1
1200	0	1	0	0	1	0	0	1	0	0	1	0	0
600	0	1	1	0	1	0	1	1	0	1	1	0	1
300	0	1	0	0	0	0	1	0	0	0	0	1	0

Table 21-2 LPUART Bit modulation factor

21.6.2 Data reception procedure

- Select the desired baud rate by programming LPUART_BMR register
- According to the baud rate, select the appropriate modulation parameters and configure the MCTL register
- Configure the LPUART_CSR register to select frame format, polarity, interrupt parameters, etc.
- Set RXEN register to enable data receive
- Wait for interrupt

21.6.3 Data transmit procedure

- Select the desired baud rate by programming LPUART_BMR register
- According to the baud rate, select the appropriate modulation parameters and configure the MCTL register
- Configure the LPUART_CSR register to select frame format, polarity, interrupt parameters, etc.
- Set TXEN register to enable data transmit
- Wait for interrupt

21.6.4 Use DMA for data Receiving and Transmitting

When the DMA is enabled, the LPUART will automatically generate the corresponding DMA request when the TX buffer is empty or the RX buffer is full. The application needs to configure DMA channel connections, connect specific channels to LPUART peripherals, set the RAM pointer, and enable DMA channels. After that, DMA will automatically respond to the LPUART request and complete the data transfer between RAM and LPUART.

Application example: LPUART1 receive using DMA

- Configure the DMA channel X as LPUART1_RX
- Set corresponding channel parameters: RAM pointer, address increment or decrement, channel priority, transmission length, interrupt, etc
- Enable corresponding DMA channels
- Configure the LPUART1 parameters
- Enable LPUART1 by writing RXEN=1, and wait for incoming data
- LPUART1 automatically generates DMA requests upon arrival of data
- DMA responds to the request, reads the LPUART1 receive buffer, and writes to the specified RAM address

21.6.5 Data receiving and wake up in Sleep mode

LPUART supports data reception and wake up the chip in Sleep and DeepSleep modes. At this time, the power consumption of the chip is extremely low, and it keeps monitoring the RXD pin until a specific event arrives and wakes up the chip to exit the sleep mode.

- Configure the LPUBAUD register to determine the baud rate
- Choose appropriate modulation parameters according to the baud rate and configure the MCTL register
- Configure the LPUCON register, select the frame format and polarity, and select the wake-up event to be the START bit through LPUxCR.RXEV, one frame reception complete, one frame data match, or RXD falling edge detection
- Configure the LPUEN register to open the receive enable
- The software enters Sleep/DeepSleep

21.6.6 Use LPRUN for UART Receiving and Transmitting

Through LPUART and DMA, the software can automatically send and receive a certain amount of LPUART data in LPRUN mode without CPU intervention, while ensuring that the power consumption of the whole chip is less than 10uA under typical conditions.

- Configure the BAUD register to determine the baud rate.
- According to the baud rate, select the appropriate modulation parameters and configure the MCTL register.

- Configure the LPUART_CSR register to select frame format, polarity, interrupt parameters, etc.
- Configure the DMA channel control register and select LPUART
- If you need to send data, write the outgoing data to the specified location in RAM
- Configure DMA data transmit/receive length and RAM pointer
- Select the system clock as LSCLK
- Enter the LPRUN by software
- Configure the TXEN or RXEN register to enable data transfer
- Software can execute WFI/WFE and wait for an interrupt to wake up

21.6.7 Transmission completion interrupt in DMA mode

When LPUART sends data over DMA, DMA produces a DMA channel interrupt after a specified length of data transfer is completed. But when the channel interrupt occurs, the last frame of data has just been written to the LPUART TX buffer and has not yet been sent.

By configuring the DMATXIFCFG register, it is possible to generate a transmission complete interrupt (buffer empty or shift register empty) when the DMA transfer has completed and the last frame data has been sent.

The software procedure is described below:

- Configure DMA channels as LPUART transmit
- Close the DMA channel interrupt enable
- Set LPUART TXBE_IE or TXSE_IE registers to allow interrupts to be generated
- Set the DMATXIFCFG register, allowing only the last frame of data to produce interrupt output
- Prepare data and enable DMA
- LPUART transmits continuously until the last byte, with no TXBE or TXSE interrupts are generated

After the last byte is sent, LPUART produces a TXBE or TXSE interrupt.

The following table assumes that LPUART sends N frames via DMA:

TXBE_IE TXSE_IE	DMATXIFCFG	Frame No.	TXBE TXSE	LPUART interrupt
0	x	1~N	After each frame is sent, set	Inactive
1	0	1~N	After each frame is sent, set	Inactive
	1	1~N-1	After each frame is sent, set	Inactive
		N	After each frame is sent, set	Active

Table 21-3 LPUART interrupt when transmitting by DMA

21.7 Register

Offset	Name	Symbol
LPUART0 Register(module base address: 0x40010400)		
0x00000000	LPUART0 Control Status Register	LPUART0_CSR
0x00000004	LPUART0 Interrupt Enable Register	LPUART0_IER
0x00000008	LPUART0 Interrupt Status Register	LPUART0_ISR
0x0000000C	LPUART0 Baud rate Modulation Register	LPUART0_BMR
0x00000010	LPUART0 Receive Buffer Register	LPUART0_RXBUF
0x00000014	LPUART0 Transmit Buffer Register	LPUART0_TXBUF
0x00000018	LPUART0 data Matching Register	LPUART0_DMR
LPUART1 Register(module base address: 0x40018400)		
0x00000000	LPUART1 Control Status Register	LPUART1_CSR
0x00000004	LPUART1 Interrupt Enable Register	LPUART1_IER
0x00000008	LPUART1 Interrupt Status Register	LPUART1_ISR
0x0000000C	LPUART1 Baud rate Modulation Register	LPUART1_BMR
0x00000010	LPUART1 Receive Data Register	LPUART1_RXBUF
0x00000014	LPUART1 Transmit Data Register	LPUART1_TXBUF
0x00000018	LPUART1 data Matching Register	LPUART1_DMR

21.7.1 LPUARTx Control Status Register (LPUARTx_CSR)

NAME	LPUARTx_CSR(x=0,1)							
Offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-				WKBYT_E_CFG	-	RXEV	
access	U-0				R/W-0	U-0	R/W-00	
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-				IOSWAP	DMATXI_FCFG	BITORD	STOPCFG
access	U-0				R/W-0	R/W-0	R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	PDSEL		PARITY		RXPOL	TXPOL	RXEN	TXEN
access	R/W-00		R/W-00		R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:25	-	Reserved, read as 0
24	BUSY	LPUART communication flag, read-only (Busy) 1: UART is communicating. 0: UART idle
23:20	-	Reserved, read as 0

bit	name	functional description
19	WKBYTE_CFG	Wakeup Byte Config 1: A wake-up interrupt is triggered when 1 byte is received and the parity and STOP bits are correct 0: After receiving 1 byte, do not check the check bit and STOP bit, trigger the wake-up interrupt directly
18	-	Reserved, read as 0
17:16	RXEV	The wake interrupt event configuration is used to control under which events the wake interrupt is provided to the CPU (Receive Wakeup Event) 00: START bit detects wake up 01: The 1byte data is received 10: Received data match successfully 11: RXD falling edge detection
15:12	-	Reserved, read as 0
11	IOSWAP	RX and TX pin swapping (IO swapping) 0: Default pin sequence (consistent with package drawing) 1: Swap the pin sequence
10	DMATXIFCFG	DMA transmit completion interrupt enablement is only valid if LPUART is sending through DMA (DMA Transmit Interrupt Config) 1: In the case of IE=1, interrupt is generated after the last frame is sent by DMA; Interrupt is masked before the last frame has been sent 0: It is up to IE to decide whether to mask interrupt or not
9	BITORD	Bit order in which data is sent/received (Bit Order) 0: LSB first 1: MSB first
8	STOPCFG	Stop bit configuration, only valid for transmitting 0: 1 Stop bit 1: 2 Stop bit
7:6	PDSEL	Select the data length of each frame; This register is valid for both sending and receiving data. (Payload Data length Select) 00: 7 bits 01: 8 bits 10: 9 bits 11: 6 bits
5:4	PARITY	Parity bit configuration; This register is valid for both transmitting and receiving data (Parity) 00: None 01: Odd 10: Parity 11: RFU
3	RXPOL	Receive Polarity Configuration 0: Standard 1: Inverted
2	TXPOL	Transmit Polarity Configuration 0: Standard 1: Inverted
1	RXEN	Receive enable 1: enable 0: disable

bit	name	functional description
0	TXEN	Transmit enable 1: enable 0: disable

21.7.2 LPUARTx Interrupt Enable Register (LPUARTx_IER)

NAME	LPUARTx_IER(x=0,1)							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-		RXEV_I E	-	RXERR_I E	-	RXBF_I E	
access	U-0		R/W-0	U-0	R/W-0	U-0	R/W-0	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-					TXBE_I E	TXSE_I E	
access	U-0					R/W-0	R/W-0	

bit	name	functional description
31:13	-	Reserved, read as 0
12	RXEV_I E	Receive Event Interrupt Enable, 1 effective
11	-	Reserved, read as 0
10	RXERR_I E	Receive Error Interrupt Enable, 1 effective
9	-	Reserved, read as 0
8	RXBF_I E	Receive Buffer Full Interrupt Enable, 1 effective
7:2	-	Reserved, read as 0
1	TXBE_I E	Transmit Buffer Empty Interrupt Enable, 1 effective
0	TXSE_I E	Transmit Shift register Interrupt Enable, 1 effective

21.7.3 LPUARTx Interrupt Status Register (LPUARTx_ISR)

NAME	LPUARTx_ISR(x=0,1)							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-		TXOV	PERR	FERR	OERR		
access	U-0		R/W-0	R/W-0	R/W-0	R/W-0		
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-					RXBF		
access	U-0					R/W-0		

bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name							-	
access	U-0						R/W-0	R/W-0

bit	name	functional description
31:25	-	Reserved, read as 0
24	RXEVF	Receive Event Interrupt Flag. Set by hardware, write 1 to clear. The interrupt flag trigger source is configured with the LPUxCR.RXEV register.
23:20	-	Reserved, read as 0
19	TXOV	Transmit Overflow Error. Set by hardware, write 1 to clear. TXOV is triggered when software writes new data into TX buffer when TX buffer is full.
18	PERR	Parity Error Interrupt Flag. Set by hardware, write 1 to clear.
17	FERR	Frame Error Interrupt Flag. Set by hardware, write 1 to clear.
16	OERR	Receive Buffer Overflow Error Interrupt Flag. Set by hardware, write 1 to clear. OERR is triggered when new data has been received when RX buffer is full.
15:9	-	Reserved, read as 0
8	RXBF	Receive Buffer Full Interrupt Flag. Set by hardware, write 1 to clear.
7:2	-	Reserved, read as 0
1	TXBE	Transmit Buffer Empty Interrupt Flag. Set by hardware, cleared by writing data into TX buffer
0	TXSE	Transmit Shift register Empty Interrupt Flag. Set by hardware, cleared by writing 1 or byte is moved into transmit shift register

21.7.4 LPUARTx Baud rate Modulation Register (LPUARTx_BMR)

NAME	LPUARTx_BMR(x=0,1)							
Offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	MCTL[12:8]							
access	R/W-00000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	MCTL[7:0]							
access	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	U-0							

bit	name	functional description
31:29	-	Reserved, read as 0
28:16	MCTL	LPUART Bit Modulation Control
15:3	-	Reserved, read as 0

bit	name	functional description
2:0	BAUD	Baud rate control (bps) 000: 9600 001: 4800 010: 2400 011: 1200 100: 600 101/110/111: 300

21.7.5 LPUARTx Receive Buffer (LPUARTx_RXBUF)

NAME	LPUARTx_RXBUF(x=0,1)							
Offset	0x00000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	RXBUF[8]							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	RXBUF[7:0]							
access	R-0000 0000							

bit	name	functional description
31:9	-	Reserved, read as 0
8:0	RXBUF	Receive Buffer

21.7.6 LPUARTx Transmit Buffer Register (LPUARTx_TXBUF)

NAME	LPUARTx_TXBUF(x=0,1)							
Offset	0x00000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	TXBUF[8]							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	TXBUF[7:0]							
access	R/W-0							

access	R/W-0000 0000							
bit	name	functional description						
31:9	-	Reserved, read as 0						
8:0	TXBUF	Transmit Buffer						

21.7.7 LPUARTx Data Matching Register (LPUARTx _DMR)

NAME	LPUARTx_DMR(x=0,1)							
Offset	0x00000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	MATD[8]							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	R/W-0							
access	MATD[7:0]							
bit	R/W-0000 0000							

bit	name	functional description
31:9	-	Reserved, read as 0
8:0	MATD	Matching data register. If RXEV=10, the RXEVF interrupt is triggered when the first byte received is matched with MATD, which can be used to wake up the MCU by certain data receiving in the sleep mode.

22 SPI

22.1 Introduction

Serial Peripheral Interface (SPI) is a serial synchronous communication peripheral to exchange data over 4 wires. The chip provides 2 SPI modules that can be configured as master or slave devices.

Features:

- Full duplex 4-wire serial synchronous transceiver (SCLK, MOSI, MISO, SSN)
- MISO and MOSI pin swap
- Half-duplex 4-wire serial synchronous transceiver (SCLK, SDATA, SSN, DCN)
- 2 independent channels
- Master-slave mode
- Programmable clock polarity and phase
- Programmable bit rate
- Programmable data length (8/16/24/32bits)
- Maximum baud rate up to FAPBCLK/2
- End-of-transmission interrupt flag
- Write conflict error flag
- Master mode error detection, protection and interrupt flags
- DMA support

22.2 Block diagram

The following figure shows the structure diagram of the SPI module.




Figure 22-1 Block diagram of SPI

22.3 Pin definition

The SPI module uses four pins to communicate with external devices. The functions of these four pins are defined differently in full-duplex and half-duplex modes, as shown in the table below.

Pin	SPIx	Full Duplex	Function	Half Duplex	Function
PB8/PD2	SPI1	SSN	Chip selection signal	SSN	Chip selection signal
PB9/PD3		SCLK	Clock	SCLK	Clock
PB10/PD4		MISO	Master Input Slave Output	DCN	Command/Data Flag
PB11/PD5		MOSI	Master Output Slave Input	SDATA	Data
PC7	SPI2	SSN	Chip selection signal	SSN	Chip selection signal
PC8		SCLK	Clock	SCLK	Clock
PC9		MISO	Master Input Slave	DCN	Command/Data

			Output		Flag
PC10	MOSI	Master Output Slave Input	SDATA	Data	

22.4 Timing

In order to be compatible with different SPI protocols, the timing of the SPI serial clock can be set by the clock phase selector bit (CPHA) and the clock polarity selector bit (CPOL) to produce four different combinations. To ensure correct data transfer, the timing configuration of the master and slave devices must be the same.

When in slave mode or when the SPI enable bit (SPE) is 0, there is no serial clock output on the SCK pin.

22.4.1 CPHA=0

If CPHA=0, the SPI module samples data on the first edge of the serial clock, i.e.

if CPOL=1, SCK stays high at bus IDLE, the SPI samples data on the falling edge of the serial clock and sends data on the rising edge of the serial clock.

If CPOL=0, SCK stays low at bus IDLE, the SPI samples data on the rising edge of the serial clock and sends data on the falling edge of the serial clock.




Figure 22-2SPI Data/Clock Timing Diagram (CPHA=0)

22.4.2 CPHA=1

With CPHA=1, the SPI module samples data on the second edge of the serial clock, i.e.

if CPOL=1, SCK stays high at bus IDLE, samples data on the rising edge of the serial clock and sends data on the falling edge of the serial clock.

If CPOL=0, SCK stays low at bus IDLE, samples data on the falling edge of the serial clock, and sends data on the rising edge of the serial clock.




Figure 22-3SPI Data/Clock Timing Diagram (CPHA=1)

22.4.3 4-wire half-duplex mode (master)

The 4-wire half-duplex mode can support interactive communication with dot matrix LCD or TFT screens. In this mode, the high or low DCN signal is used to distinguish whether a command frame or a data frame is being sent. Both bidirectional data are sent and received via SDATA (MOSI) pin, and the data direction switching is done automatically by hardware. the SPI of FM33A0xxEV only supports 4-wire half-duplex master mode, slave mode is not available.

All communication is initiated by the master, which first sends command frames and then transmits data frames. Command frames and data frames are distinguished by the DCN signal line. The master can write data to and read data from the slave through the 4-wire half-duplex interface.

4-wire half-duplex write operation

The software indicates that the master wants to initiate a write transaction by clearing the HD_RW register.

Before the master initiates a write transaction, it first sends a write command frame. When the write command frame is sent, if the transmit buffer is empty, the hardware will pull up SSN and stop SCLK sending; if new data has been written to the transmit buffer, the hardware will send subsequent data frames continuously.




Figure 22-4 4-wire half-duplex write operation

DCN is sampled at the 8th clock rising edge, if it is 0, meaning the current frame is a command frame. Before sending the command frame, the software needs to write 0 to the DCN register, and the hardware automatically sets the DCN register to 1 after the command frame is sent.

4-wire half-duplex read operation

The software indicates that the master wants to initiate a read operation by setting the HD_RW register.

The 4-wire half-duplex read transaction supports 8-bit, 24-bit, and 32-bit data length. When the master initiates a read transaction, it first sends a read command frame. When the read command frame is sent, a dummy cycle can be sent according to the register configuration. During the dummy cycle, the SCLK clock is sent normally, but the master does not drive SDATA and does not accept SDATA input.

After completing the command frame and dummy cycle (optional), the 4-wire half-duplex SPI automatically enters the receive state, the SDATA signal is driven by the slave instead, and the data frames received by the master will be written to the receive buffer. After each data frame is received, the RXBF interrupt flag register will be set. The software should read the data in the receive buffer in time. If both the receive buffer and the receive shift register are full, the hardware will stop SCLK transmission and suspend reading data from the slave until the software or DMA has read the receive buffer.




Figure 22-54-wire half-duplex read operation (no dummy cycle)




Figure 22-64-wire half-duplex read operation (with dummy cycle)

22.5 Functional description

22.5.1 I/O Configuration

Master Out, Slave In (MOSI)

The Master Out, Slave In (MOSI) pin is the output of the master device and the input of the slave device and is used for serial data transfer from the master to the slave device. This pin is an output when the SPI is configured as a master device and an input when the SPI is configured as a slave device. The MSB comes first when data is transferred.

Master In, Slave Out (MISO)

The Master In, Slave Out (MISO) pin is an output from the device and an input to the master device for serial data transfer from the slave device to the master device. This pin is an input when the SPI is configured as a master device and an output when the SPI is configured as a slave device. The MSB comes first for data transfer.

Serial Clock (SCK)

The serial clock (SCK) pin is an output of the master device and an input of the slave device and is used to synchronize serial data transfers between the master and slave devices on the MOSI and MISO lines. This pin outputs the clock when the SPI is configured as a master device and is an input when the SPI is configured as a slave device.

Slave Select (SSN)

The Slave Select (SSN) pin is used to select slave device as shown in Figure 22-2. The SSN pin must be connected high when the SPI is configured as a master device and low when the SPI is configured as a slave device.

The SPI master and slave devices are connected as shown in the figure below.

The MOSI, MISO and SCK of the master and slave devices are connected together, and the SSN of the master device must be connected high and the SSN of the slave device must be connected low. The master and slave devices are connected into a loop through MOSI and MISO. The master device outputs the clock, and when data is transferred, the master device outputs data through MOSI and the slave device outputs data through MISO. After one byte data transfer, the master and slave devices will exchange 8-bit shift register values.




Figure 22-7 SPI Master/SPI Slave Interconnect

22.5.2 Full-duplex data communication

The SPI module enables full-duplex communication by default. If continuous un-interrupted data communication is required, the software needs to fill TX BUFFER in time. Even if the software only uses SPI for data reception, due to the full-duplex property of SPI, the software still needs to write to TX BUFFER, which should be invalid data for example all 0 or all F according to MOSI invalid status.

Transmit Buffer

Software or DMA writes the data to be sent to the TX buffer (SPIx_TXBUF register), and when the transmitting starts, hardware copies the data from the TX buffer to the shift register and starts shifting out. After the data is transferred from the transmit buffer to the shift register, the transmit buffer empty flag (TXBE) is set, indicating that new data can be written to the TXBUF; if the TXIE register is set, an interrupt is generated. The TXBE register can be cleared by writing data to the TXBUF.

If new data is written to the transmit buffer before the shift register shift is completed, continuous data transmission is guaranteed. Writing TXBUF with TXBE = 0 generates a data conflict, see 22.5.6 Data conflicts.

Receive Buffer

When the SPI completes a frame of data reception, the received data is copied from the shift register to the receive buffer (SPIx_RXBUF register), and the RXBF flag is set to indicate that there is data in the RXBUF to be processed. If the RXIE register is set, an interrupt is generated. The RXBF flag can be cleared by reading the RXBUF.

Reading RXBUF without RXBF set will return the last received data; if the application does not

process RXBF in time and the new data finishes receiving with RXBF set, a data conflict is generated, see 22.5.6 Data conflicts.

BUSY flag

The BUSY register is set when the SPI is sending and receiving data. This register can be used in some scenarios to determine if the last frame of data has been transmitted. For example, TXBE just indicates that the data has been shifted and sent, but the real transmission is ongoing until BUSY flag is cleared.

How to start SPI communication

In master mode, the recommended procedure to initiate SPI communication is as follows.

- Configure SPI module
- Set the SPIEN
- Write data to the TXBUF and the SPI automatically starts data transfer

In slave mode, it is recommended that the application complete the configuration and enable before the master starts sending SCK. Write the first frame of data to be sent to TXBUF, and wait for the master to send SCK to start communication.

How to end SPI communication

In master mode, the recommended procedure to end SPI communication is as follows.

- Wait for the RXBF and TXBE flags to set, when there is still the last frame of data being sent in the shift register
- Query the BUSY flag until BUSY is 0 and the last frame of data is sent and received
- Turn off the SPI module and read the last received data frame if needed

In slave mode, the application can shut down the SPI module after reading any frame of data, and the data that has been shifted into the shift register before shutdown will be ignored.

22.5.3 TX-ONLY mode

In some cases, the SPI communication is half-duplex. When the master only needs to transmit, the TX-ONLY mode can be used by setting the TXO register. Under TX-only the data received by the MISO will not be written to the RX Buffer, and accordingly the RXBF interrupt flag will not be set.

The TXO auto-clear function can be implemented by setting TXO_AC. In TX-ONLY mode, if the TX buffer is empty (TXBE is set) and the transmit shift register is empty, the TXO register is automatically cleared and the TX-ONLY state is exited.

22.5.4 RX-ONLY mode

If the SPI master only needs to perform reception, it enters RX-ONLY mode by setting the RXO register. The SPI module can perform continuous data reception without software writing to the TX Buffer, and the MOSI will hold the IDLE level and TXBE interrupt register will not be set.

22.5.5 Master SSN Control

The SPI master supports hardware or software controlled SSN signal.

SSN is controlled by hardware when the SSNSE register is cleared to zero; if the SSNM register is set, the SPI will pull SSN high after each data frame sent, and the SSN high time is configured by the WAIT register (several SCK clock cycles).




Figure 22-8SPI SSN Timing Diagram (SSNM=1, CPHA=0)

If the SSNM register is reset, the SPI does not pull up the SSN after each frame of data sent, but goes directly to the next frame transmitting.




Figure 22-9SPI SSN Timing Diagram (SSNM=0)

When the SSNSE register is set, SSN is controlled by software. Software can directly manipulate the SSN level by writing the SPIx_CR2.SSN register bits.

22.5.6 Data conflicts

When the TX Buffer data of the SPI has not been read into the shift register, or when the data in the RX Buffer of the SPI has not been read by software or DMA, a write operation to the TX Buffer or RX Buffer will generate a corresponding conflict error and the TXCOL/RXCOL bits will be set up, generating an interrupt. The write data that causes the conflict will be ignored. Data conflict errors are generated in both master and slave modes.

Write operations to the TX Buffer are initiated by the Master module inside the chip, including the CPU, DMA, etc. The write operation to RX Buffer is initiated by the external SPI device.

When a data conflict occurs, the original data in TX Buffer and RX Buffer is not refreshed and the newly written data is lost.

22.5.7 SPI Transceiver via DMA

When the SPI module is enabled, the SPI module automatically generates the corresponding DMA requests when both the transmit buffer is empty and the receive buffer is full. The application software needs to configure the DMA channel connection in advance, connects the specific channel to the SPI peripheral, set the RAM pointer, and enable the DMA channel. Thereafter the DMA will automatically respond to the SPI request and complete the data handling between RAM and SPI.

Note: If DMA is used for transmitting and receiving full-duplex communication, the software should enable the DMA transmit channel first, and then the DMA receive channel; the opposite may cause the SPI to send an extra byte of dummy data.

Using DMA for SPI reception

- Configure DMA channel 3 or 5 as SPI_RX
- Set RAM pointer address, address increment/decrement, channel priority, transfer length, interrupt settings, etc.
- Enabling the corresponding DMA channel
- Configure SPI module parameters
- Enable the SPI module and wait for data reception
- SPI automatically generates DMA request after receiving data
- DMA responds to the request, reads the SPI receive cache register, and writes to the specified RAM address
- When the specified length of DMA transfer is completed, the DMA will ignore subsequent requests and generate a transfer completion interrupt, and the software should handle the

- interrupt and shut down the SPI
- If data is received again before closing SPI, software can clear RXBUF by writing RXBFC

Using DMA for SPI transmission

The DMA transmit process is similar to the receive process described above, with the main difference being that the software cannot shut down the SPI immediately after the specified length of DMA transmission is completed, because the last frame of data is still being shifted and sent at this time, so the software needs to query the BUSY flag until the end of shifting and sending, and then shut down the SPI module.

Data frame length and RAM data organization

The SPI transmission frame length can be configured to 8, 16, 24, or 32 bits.

When the data frame length is 8bit, DMA carries 1byte at a time, 4 carries fill one address of RAM, and small end storage is used within the word:.

RAM word: { data3, data2, data1, data0 }

When the length of the data frame is 16 bits, the DMA carries 2 bytes at a time, 2 carries fill one RAM address, and the word is stored in the small end: { data3, data2, data1, data0 }

RAM word: { data1, data0 }

When the data frame length is 24 bits, the DMA carries 1 word at a time, filling one RAM address with one carry, but the valid data occupies only the lower 24 bits of the RAM word: { data1, data0 }

RAM word: { 8'h0, data0 }

When the data frame length is 32 bits, the DMA carries 1 word at a time, filling one RAM address in one carry: { 8'h0, data0 }

RAM word: { data0 }

22.6 Register

offset	name	symbol
SPI1(Base address:0x40018C00)		
0x00000000	SPI1 Control Register1	SPI1_CR1
0x00000004	SPI1 Control Register2	SPI1_CR2
0x00000008	SPI1 Control Register3	SPI1_CR3
0x0000000C	SPI1 Interrupt Enable Register	SPI1_IER
0x00000010	SPI1 Status Register	SPI1_ISR
0x00000014	SPI1 Transmit Buffer	SPI1_TXBUF
0x00000018	SPI1 Receive Buffer	SPI1_RXBUF
SPI2(Base address:0x40010800)		
0x00000000	SPI2 Control Register1	SPI2_CR1
0x00000004	SPI2 Control Register2	SPI2_CR2
0x00000008	SPI2 Control Register3	SPI2_CR3
0x0000000C	SPI2 Interrupt Enable Register	SPI2_IER
0x00000010	SPI2 Status Register	SPI2_ISR
0x00000014	SPI2 Transmit Buffer	SPI2_TXBUF
0x00000018	SPI2 Receive Buffer	SPI2_RXBUF

22.6.1 SPIx Control Register 1 (SPIx_CR1)

NAME	SPIx_CR1(x=1,2)							
Offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-				IOSWAP	MSPA	SSPA	MM
access	U-0				R/W-0	R/W-0	R/W-0	R/W-1
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	WAIT		BAUD			LSBF	CPOL	CPHA
access	R/W-00		R/W-000			R/W-0	R/W-0	R/W-0

bit	name	functional description
31:12	-	RFU: Reserved, read as 0
11	IOSWAP	MOSI and MISO pin swapping (IO swapping) 0: Default pin order 1: Swapping pin order
10	MSPA	Master Sampling Position Adjustment, the Master's sampling position adjustment for MISO signals, used to compensate for PCB alignment delays when communicating at high speed 1: Sampling point delayed by half SCK cycle 0: No adjustment
9	SSPA	Slave Sending Position Adjustment, Slave MISO sending position adjustment

bit	name	functional description
		1: Sending half SCK cycle ahead 0: No adjustment
8	MM	Master/Slave mode selection 1: Master mode 0: Slave mode
7:6	WAIT	In Master mode, at least (1+WAIT) SCK cycle wait time is added after each frame is sent before transmitting the data of the next frame. If SSN is controlled by hardware and SSNM=1, hardware will pull up SSN automatically.
5:3	BAUD	Master mode baud rate configuration bits: 000: $f_{APBCLK}/2$ 001: $f_{APBCLK}/4$ 010: $f_{APBCLK}/8$ 011: $f_{APBCLK}/16$ 100: $f_{APBCLK}/32$ 101: $f_{APBCLK}/64$ 110: $f_{APBCLK}/128$ 111: $f_{APBCLK}/256$ These bits cannot be modified while communication is in progress.
2	LSBF	Frame format (LSB First) 0: MSB is sent first 1: LSB is sent first Note: The value of this bit cannot be changed while communication is in progress.
1	CPOL	Clock Polarity Selection (Clock Polarity) 1: Serial clock stops at high level 0: Serial clock is stopped at low level Note: The value of this bit cannot be changed while communication is in progress Note: The value of this bit cannot be changed when SSN is low
0	CPHA	Clock Phase Selection (Clock Phase) 1: The second clock edge is the first capture edge 0: The first clock edge is the first capture edge Note: The value of this bit cannot be changed while communication is in progress.

22.6.2 SPIx Control Register 2 (SPIx_CR2)

NAME	SPIx_CR2(x=1,2)							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DUMMY_EN	-			RXO	DLEN		HALFDUPLEX
access	R/W-0	U-0			R/W-0	R/W-00		R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	HD_RW	CMD8b	SSNM	TXO_AC	TXO	SSN	SSNSEN	SPIEN
access	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15	DUMMY_EN	Whether to insert a dummy cycle in the read operation under 4-wire half-duplex protocol (Dummy cycle Enable) 0: no dummy cycle is inserted 1: insert a dummy cycle after the read command
14:12	-	RFU: Reserved, read as 0
11	RXO	RXONLY control bit, when this register is set, the SPI can receive continuously without software writing TXBUF (Receive Only mode) 1: Enable the single receive mode of Master 0: turn off the single receive mode (send/receive full duplex)
10:9	DLEN	Communication Data Length 00:8bit 01:16bit 10:24bit 11:32bit
8	HALFDUPLEX	Communication mode selection (Half-Duplex mode) 0: Standard SPI mode, 4-wire full duplex 1: DCN mode, 4-wire half-duplex
7	HD_RW	Read/Write config for Half-Duplex mode 0: Master write to slave in 4-wire half-duplex protocol 1: Master read slave in 4-wire half-duplex protocol
6	CMD8b	Define the command frame length in half duplex mode (Command 8 bits) 1: Command frame length is fixed to 8 bits 0: command frame length is defined by DLEN
5	SSNM	SSN control mode selection in Master mode (SSN mode) 1: Master pull SSN high after each frame is sent, the time to maintain high level is controlled by WAIT register 0: Master keeps SSN low after each frame is sent
4	TXO_AC	TXONLY auto-clear enable 1: TXONLY hardware auto-clear is valid, after the software enables TXO, wait for the hardware to clear after the transmission is finished 0: TXONLY hardware auto-clear enable is disabled
3	TXO	TXONLY control bit (Transmit Only mode enable) 1: Enable the Master's Transmit Only mode 0: disable single transmit mode (send and receive full duplex)
2	SSN	In Master mode, if SSNSEN is 1, software can control SSN output level by this bit 1: SSN output high level 0: SSN output low level
1	SSNSEN	Master mode, software control SSN enable (SSN Software Enable) 1: SSN output in Master mode is controlled by software 0: SSN output in Master mode is automatically controlled by hardware
0	SPIEN	SPI enable 1: Enable SPI 0: Turn off SPI and clear the transmit/receive cache

22.6.3 SPIx Control Register 3 (SPIx_CR3)

NAME	SPIx_CR3(x=1,2)							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				TXBFC	RXBFC	MERRC	SERRC
access	U-0				W-0	W-0	W-0	W-0

bit	name	functional description
31:4	-	RFU: Reserved, read as 0
3	TXBFC	Transmit Buffer Clear, software write 1 to clear transmit buffer
2	RXBFC	Receive Buffer Clear, software write 1 to clear receive buffer
1	MERRC	Master Error Clear, software write 1 to clear MERR
0	SERRC	Slave Error Clear, software write 1 to clear SERR

22.6.4 SPIx Interrupt Enable Register (SPIx_IER)

NAME	SPIx_IER(x=1,2)							
Offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				ERRIE	TXIE	RXIE	
access	U-0				R/W-0	R/W-0	R/W-0	

bit	name	functional description
31:3	-	RFU: Reserved, read as 0
2	ERRIE	SPI Error Interrupt Enable
1	TXIE	Transmit Interrupt Enable
0	RXIE	Receive Interrupt Enable

22.6.5 SPIx Interrupt Status Register (SPIx_ISR)

NAME	SPIx_ISR(x=1,2)							
Offset	0x00000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-	-	-	-	-	-	-	-
access	U-0	-	-	-	-	-	-	-
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-	-	-	-	-	-	-	-
access	U-0	-	-	-	-	-	-	-
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	-	DCN_TX	-	RXCOL	TXCOL	BUSY	-
access	U-0	-	R/W-1	U-0	R/W-0	R/W-0	R-0	-
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	MERR	SERR	-	-	-	TXBE	RXBF
access	U-0	R-0	R-0	U-0	-	-	R-1	R-0

bit	name	functional description
31:13	-	RFU: Reserved, read as 0
12	DCN_TX	In half-duplex mode (HALFDUPLEX=1), the DCN signal level is configured to be sent at the last bit of each data frame (Data/Command transmit config) 0: DCN=0 for command frames 1: DCN=1 for data frames The software should set DCN_TX register before transmitting. If DCN_TX=0, the hardware will automatically set DCN_TX to 1 after a frame is sent, i.e. only one command frame will be sent by default, and all subsequent frames will be data frames.
11	-	RFU: Reserved, read as 0
10	RXCOL	Receive Collision flag, write 1 to clear
9	TXCOL	Transmit Collision flag, write 1 to clear
8	BUSY	SPI idle flag, read-only (busy flag) 1: SPI transfer in progress 0: SPI transfer idle
7	-	RFU: Reserved, read as 0
6	MERR	Master Error flag (Master Error flag) MERR is set when the SSN is pulled high before the 8-bit transfer under the master
5	SERR	Slave Error flag SERR is set when the SSN is pulled high before 8 bits are transferred under the Slave
4:2	-	RFU: Reserved, read as 0
1	TXBE	TX Buffer Empty flag 1: Tx buffer empty, software write TXBUF to clear 0: Tx buffer full
0	RXBF	RX Buffer Full flag 1: Receive buffer full, software reads RXBUF to clear 0: Receive buffer empty

22.6.6 SPIx Transmit Buffer (SPIx_TXBUF)

NAME	SPIx_TXBUF(x=1,2)							
Offset	0x00000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	TXBUF[31:24]							
access	W-0000 0000							
bit	Bit23	Bit23	Bit23	Bit23	Bit23	Bit23	Bit23	Bit23
name	TXBUF[23:16]							
access	W-0000 0000							
bit	Bit15	Bit15	Bit15	Bit15	Bit15	Bit15	Bit15	Bit15
name	TXBUF[15:8]							
access	W-0000 0000							
bit	Bit7	Bit7	Bit7	Bit7	Bit7	Bit7	Bit7	Bit7
name	TXBUF[7:0]							
access	W-0000 0000							

bit	name	functional description
31:0	TXBUF	Transmit Buffer

22.6.7 SPIx Receive Buffer (SPIx_RXBUF)

NAME	SPIx_RXBUF(x=1,2)							
Offset	0x00000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	RXBUF[31:24]							
access	R-0000 0000							
bit	Bit23	Bit23	Bit23	Bit23	Bit23	Bit23	Bit23	Bit23
name	RXBUF[23:16]							
access	R-0000 0000							
bit	Bit15	Bit15	Bit15	Bit15	Bit15	Bit15	Bit15	Bit15
name	RXBUF[15:8]							
access	R-0000 0000							
bit	Bit7	Bit7	Bit7	Bit7	Bit7	Bit7	Bit7	Bit7
name	RXBUF[7:0]							
access	R-0000 0000							

bit	name	functional description
31:0	RXBUF	Receive Buffer

23 Smart card interface (ISO7816)

23.1 Introduction

Smart card interface (7816) is a serial and synchronous communication interface to exchange 8-bit data over 2-wire with external smart card. The chip implements two 7816 master interface function.

- 1-channel 7816-3 interface (mapped to two sets of GPIO)
- Card clock output port, configurable output frequency (1MHz~5MHz)
- configurable bit order (MSB First / LSB First)
- The error signal width can be configured as 1/1.5/2 ETU
- Supports error triggered re-transmission function, and the number of re-transmission times can be configured as 0~3 times
- EGT can be set to 0~256 with support for multiple timeout interrupts
- Data reception complete interrupt and error interrupts
- Configurable interrupt generation condition(buffer empty/ shift register empty)
- Support DMA interface

23.2 Block diagram




Figure 23-1 ISO7816 block diagram

23.3 Bus timing




Figure 23-2 ISO7816 data frame structure

According to the protocol of ISO7816, the basic interface sequence of 7816 is as follows:

- A start bit followed by 8 data bits and 1 parity bit ends with GUARDTIME of 1ETU or 2ETU.
- The minimum single-byte data length is 11ETU or 12ETU.
- If the parity is correct, the GUARDTIME of two ETU is inserted to ensure that the data length is 12ETU. In the 11th ETU, RX_BUSY is invalid and possible OE_ERR flags are generated to complete the data transmission. If there is an ERROR in the receiving parity, IO is pulled down at 10.5ETU to produce an ERROR SIGNAL. The ERROR SIGNAL has a minimum of 1 ETU and a maximum of 2 ETU. The RPAR_ERR flag is generated at the 11th ETU as required.
- At the 11th ETU, if the ERROR SIGNAL is not detected, the transmitted data was correct. The data transmission is finished and TX_BUSY is cleared.
- If ERROR SIGNAL is detected at the 11th ETU, it means the data is not correctly received, and the TPAR_ERR flag is generated and data is re-transmitted after waiting for 2 ETU.

23.4 Functional description

23.4.1 Data receive

7816 data receive flow:





Figure 23-3 ISO7816 data receive process

23.4.2 Data transmission

When TXEN is set, the software can write data to TXBUF to trigger hardware transmission. The software can write data to TXBUF during the transmission process, and the hardware will continue transmission as long as TXBUF is not empty. It should be noted that, since there is only a one buffer in this design, the interval between two TXBUF writes by the software cannot be too short. If TXBUF is written again when previous data has not been loaded to shift register, the previous data will be overwritten. Software can monitor TX_FLAG, TX_FLAG = 1 means the TX buffer register is empty, the data has been moved into the shift register, software can write the next data to TXBUF.

7816 Data transmission process:**Figure 23-4 ISO7816 data transmission process****23.4.3****Use DMA to control 7816 for sending and receiving data**

When the 7816 module is enabled, the 7816 module will automatically generate the corresponding DMA request when the TX buffer is empty or the RX buffer is full. The application needs to configure DMA channel connections, connect specific channels to 7816 peripherals, set the RAM address pointer, and enable DMA channels. The DMA will then automatically respond to the 7816 request and complete the data transfer between RAM and 7816.

Application: Use DMA to control 7816 for sending and receiving data

- Configure DMA channel 5 as U7816_RX
- Set the RAM pointer address, address increment or decrement, channel priority, transmission length, interrupt, and so on
- Enable the corresponding DMA channel
- Configure the 7816 module parameters
- Enable 7816 module, waiting for data reception
- 7816 automatically generates DMA request after receiving data
- Configure DMA channel 0 to U7816_RX
- DMA responds to the request, reads the 7816 receive buffer, and writes to the specified RAM address

23.5 Register

offset	name	symbol
ISO7816(base adress:0x40010000)		
0x00000000	U7816 Control Register	U7816_CR
0x00000004	U7816 Frame Format Register	U7816_FFR
0x00000008	U7816 Extra Guard Time Register	U7816_EGTR
0x0000000C	U7816 Prescaler Register	U7816_PSC
0x00000010	U7816 Baud rate Generator Register	U7816_BGR
0x00000014	U7816 Receive Buffer	U7816_RXBUF
0x00000018	U7816 Transmit Buffer	U7816_TXBUF
0x0000001C	U7816 Interrupt Enable Register	U7816_IER
0x00000020	U7816 Interrupt Status Register	U7816_ISR

23.5.1 U7816 Control Register (U7816_CR)

NAME	U7816_CR							
offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
property	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
property	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
property	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	TXEN	RXEN	CKOEN	HPUAT	HPUEN	RFUI	
property	U-0	R/W-0						

bit	name	functional description
31:6	-	RFU: Reserved, read as 0
5	TXEN	U7816 channel Transmit Enable Bit (Transmit Enable) 1: Channel TX is enabled 0: Channel TX is disabled
4	RXEN	U7816 channel Receive Enable bit 1: Channel receive enabled 0: Channel receive disabled
3	CKOEN	U7816 Clock CLK output Enable bit (Clock output Enable) 1: 7816 clock output enable 0: 7816 clock output disable
2	HPUAT	U7816 channel data sending High-pull-up resistance Automatically 1: The pull-up resistor is automatically enabled when data is transmitting, while the pull-up resistor in the receiving state is invalid 0: The pull-up resistor is disabled when data is transmitting. The pull-up resistor is controlled by HPUEN and LPUEN

bit	name	functional description
1	HPUEN	U7816 channel High-pullup Enable bit (high-pullup Enable) 1: Strong pull-up enable 0: Strong pull-up disable
0	RFUI	reserved

23.5.2 U7816 Frame Format Register (U7816_FFR)

NAME	U7816_FFR							
offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
property	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
property	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-				SFREN	ERSW		ERSGD
property	U-0				R/W-0	R/W-00		R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	BGTEN	REP_T	PAR		RFREN	TREPEN	RREPEN	DICONV
property	R/W-0	R/W-0	R/W-00		R/W-0	R/W-1	R/W-1	R/W-0

bit	name	functional description
31:12	-	RFU: Reserved, read as 0
11	SFREN	Guard Time config bit 1: Guard Time is 3 ETU 0: Guard Time is 2 ETU
10:9	ERSW	ERROR SIGNAL length selection 11: The length of ERROR SIGNAL is 1ETU; 10: The length of ERROR SIGNAL is 1.5ETU; 01: The length of ERROR SIGNAL is 2ETU; 00: The length of ERROR SIGNAL is 2ETU;
8	ERSGD	GUARDTIME length after ERROR SIGNAL (valid only when sending) (Error Signal Guard Time) 1: GUARDTIME after ERROR SIGNAL is 1~1.5ETU. 0: GUARDTIME after ERROR SIGNAL is 2~2.5ETU. When the length of ERROR SIGNAL is an integer ETU, GUARDTIME is 1.5 or 2.5ETU; When the length of ERROR SIGNAL is 1.5ETU, GUARDTIME is 1 or 2ETU
7	BGTEN	BGT control bit. Whether BGT is inserted between receiving and sending. BGT is the minimum time required between receiving and sending (Block Guard Time enable) 1: BGT enable, insert Block Guard Time (12 ETU); 0: BGT disable, Block Guard Time (12 ETU) is not inserted;
6	REP_T	Number of automatic retransmission time when receiving data parity error (Repeated Times) 1: 3 times 0: 1 time

bit	name	functional description
5:4	PAR	Parity type selection 00: Even 01: Odd 10: Always 1 11: no parity
3	RFREN	Receive Guard Time config 1: Guard Time is 1 ETU 0: Guard Time is 2 ETU
2	TREPEN	Transmit Repeat Enable 1: auto re-transmission enabled on error signal. Tx_parity_err flag is set when re-transmission time exceeds REP_T value 0: no re-transmission enabled. Tx_parity_err flag is set when error signal is detected.
1	RREPEN	Receiving Repeat Enable 1: reply error signal on parity error. When single byte receive has been repeated for more than REP_T times, rx_parity_err flag is set 0: no error signal reply on parity error. rx_parity_err flag is set
0	DICONV	Transfer order, bit Direction Conversion 1: Reverse coding, sending and receiving MSB first; Reverse logic level 0: Forward coding, sending and receiving LSB first; Positive logic level

23.5.3 U7816 Extra Guard Time Register (U7816_EGTR)

NAME	U7816_EGTR							
offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
property	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
property	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
property	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	TXEGT							
property	R/W-0000 0000							

bit	name	functional description
31:8	-	RFU: Reserved, read as 0
7:0	TXEGT	Transmit Extra Guard Time

23.5.4 U7816 Prescaler Register (U7816_PSC)

NAME	U7816_PSC							
Offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24

name	-								
property	U-0								
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	-								
property	U-0								
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name	-								
property	U-0								
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name	-		CLKDIV						
property	U-0		R/W-0 0011						

bit	name	functional description
31:5	-	RFU: Reserved, read as 0
4:0	CLKDIV	U7816 Clock output Divider $F_{7816}=F_{APBCLK}/(CLKDIV+1)$ Special case: when CLK_DIV is set to 0 or 1, $F_{7816}=F_{APBCLK}/2$ Note: The working clock range specified in the 7816 protocol is 1~5MHz.

23.5.5 U7816 Baud rate Generator Register (U7816_BGR)

NAME	U7816_BGR								
offset	0x00000010								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	-								
property	U-0								
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	-								
property	U-0								
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name	-		PDIV[11:8]						
property	U-0		R/W-0001						
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name	PDIV[7:0]								
property	R/W-0111 0011								

bit	name	functional description
31:12	-	RFU: Reserved, read as 0
11:0	PDIV	U7816 Pre-divider control register controlling the Divider of 7816 communications (baud rate) $Baud = F_{7816}/(PDIV + 1)$ <i>Note: The minimum available value for PDIV is 0x1, and the configuration 0x0 is disabled</i>

23.5.6 U7816 Receive Buffer (U7816_RXBUF)

NAME	U7816_RXBUF							
Offset	0x00000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
property	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
property	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
property	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	RXBUF							
property	R-0000 0000							

bit	name	functional description
31:8	-	RFU: Reserved, read as 0
7:0	RXBUF	U7816 Data Receive Buffer

23.5.7 U7816 Transmit Buffer (U7816_TXBUF)

NAME	U7816_TXBUF							
Offset	0x00000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
property	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
property	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
property	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	TXBUF							
property	W-0000 0000							

bit	name	functional description
31:8	-	RFU: Reserved, read as 0
7:0	TXBUF	U7816 Data Transmitbuffer

23.5.8 U7816 Interrupt Enable Register (U7816_IER)

	U7816_IER							
Offset	0x0000001C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							

property	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
property	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
property	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				RXIE	TXIE	LSIE	
property	U-0				R/W-0	R/W-0	R/W-0	

bit	name	functional description
31:3	-	RFU: Reserved, read as 0
2	RXIE	Data receiving interrupt enabled bit. RXIF Interrupt flag bit (Receive Interrupt Enable) 1: A receive completion interrupt occurs when the RXIF register is set 0: Abort receiving completion
1	TXIE	Data transmit interrupt enable bit. Corresponding TXIF Interrupt flag bit 1: When the TXIF register setting produces the interrupt that sends the completion 0: Interrupt to disable sending completion
0	LSIE	Interruption of line state enabled bit.Line Status Interrupt Enable (ERRIF) 1: A line error interrupt occurred while the ERRIF register was set 0: Disallow line error

23.5.9 U7816 Interrupt Status Register (U7816_ISR)

NAME	U7816_ISR							
Offset	0x000000020							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
property	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-				WAIT_RPT	TXBUSY	RXBUSY	
property	U-0				R-0	R-0	R-0	
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-				TPARER_R	RPARER_R	FRERR	OVERR
property	U-0				R/W-0	R/W-0	R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				RXIF	TXIF	ERRIF	
property	U-0				R-0	R-1	R-0	

bit	name	functional description
31:19	-	RFU: Reserved, read as 0
18	WAIT_RPT	The U7816 interface sends an error signal and is waiting for

bit	name	functional description
		the data re-transmission.(Waiting for Repeat flag) Set by hardware, software read-only
17	TXBUSY	Transmission busy flag, Automatically reset after transmission complete 1: set when transmission starts, cleared by hardware at middle of STOP bit 0: Data transmission idle
16	RXBUSY	Receiving busy flag, Automatically reset after receiving complete 1: data receiving on-going 0: data receiving idle
15:12	-	RFU: Reserved, read as 0
11	TPARERR	Transmit Parity Error, hardware set, write 1 to clear
10	RPARERR	Receive Parity Error flag, hardware set, write 1 to clear
9	FRERR	Frame Error flag, hardware set, write 1 to clear 1: The frame format is incorrect, the length of the frame byte received is incorrect, or the frame bit or stop bit received is incorrect 0: No parity error while receiving data
8	OVERR	Receive Overflow Error, hardware set, write 1 to clear 1: The receive buffer register has not been read out while new data has been received. Previous data in the receive buffer register is overwritten 0: No overflow error
7:3	-	RFU: Reserved, read as 0
2	RXIF	Receive interrupt flag, hardware set, read data receive buffer to clear 1: 1byte data received, data receiving buffer full 0: No data received. Data receiving buffer is empty
1	TXIF	Transmit interrupt flag, After power-on reset, this flag is automatically set, indicating that the buffer is empty and data can be written. The flag is automatically cleared after the software writes data into TX buffer, and it is set again when data is moved to shift register 1: Tx buffer is empty 0: Tx buffer is not empty
0	ERRIF	Error interrupt flag The bit is ORed from TPARERR, RPARERR, FRERR, OVERR. The software clears the bit by clearing the error flag register above.

24 Direct memory access controller (DMA)

24.1 Introduction

- 7-channel peripheral PDMA, support Peripherals<>RAM transfers
- 1-channel memory MDMA, support Flash<>RAM transfer
- Peripheral DMA transfers are triggered by peripheral requests and do not affect CPU operation during DMA operation
- Peripheral channel maximum transmission length 8192 bytes (8KB), support byte/half-word/word transmission
- Flash->RAM channel maximum transfer length 8192 bytes, word transfer only
- Support Flash continuous programming (RAM->Flash), need to erase in advance, one time programming fixed to 256 bytes
- RAM pointer increment, decrement
- Half interrupt and full interrupt can be generated
- Channel priority configurable (4 levels of priority)
- Access peripherals can be selected as SPIx, UARTx, I2C (Master/Slave), LPUARTx, ADC, AES, CRC, etc.

24.2 Principle of operation

Peripheral DMA is a Peripheral<>RAM channel and uses peripheral request trigger for data transfer. Each peripheral channel can support peripheral->RAM or RAM->peripheral data transfer, and adaptively select byte/half-word/word transfer mode according to the target peripheral type. DMA, as Master, will initiate AHB transactions for data operation after receiving the request. The peripheral target address is automatically located according to the channel selection, and the RAM target address is located according to the register configuration.

Each channel can choose one from multiple peripherals as source or destination, while the software can set the channel priority. When two channels want to access RAM at the same time, the priority will determine who accesses first and the other channel will be suspended until the higher-priority channel has finished transaction.

Peripheral request can be ready to send (RAM/Flash->Peripheral) or receive complete (Peripheral->RAM), data transfer is done through AHB bus. If DMA and CPU access certain peripheral at the same time, which master wins the arbitration depends on the register setting in BusMatrix priority. It should be noted that since most peripherals are connected to the APB bus, the APB bridge is mapped to the AHB as single slave. So when the DMA accesses any peripheral in the APB, bus arbitration will happen even if CPU accesses other peripherals under the APB.

The DIR register allows you to configure the transfer direction of each channel, and the software must ensure that the transfer direction configuration is consistent with the actual peripheral requests mounted to this channel. For example, if the current peripheral request mounted to channel 1 is UART0 receive, the DIR register must be configured to 0 (data is read from the peripheral and written to RAM). Every time UART0 finishes receiving a frame of data, it will send RXD0 request to DMA, and DMA will read data from UART0 receive buffer register after responding to the request. If DIR is incorrectly configured to 1, the write operation of UART0 receive buffer register by DMA will be ignored by UART0.

The software can set the memory pointer of DMA, which is used to configure the RAM start address of DMA transfer, and RAM pointer can be chosen to be incremental or decremental. There is another TRFLEN register to configure the number of transfers. According to the starting address and the number of transfers, the end address is calculated. The transfer ends and the channel is disabled when TRFLEN transfers have been finished.

When the channel is enabled, the DMA is ready to accept requests for the peripheral selected by the channel. When half of the configured transfer length is achieved, a HTIF (Half transfer interrupt flag) interrupt is set; when the configured transfer length is fully completed, a TCIF (Transfer complete interrupt flag) interrupt is set. All the above interrupts can be masked by the corresponding interrupt enable registers.

The software can turn off the channel enable at any time before a complete transfer block of the DMA is completed, at which point the DMA will be suspended, and if the software then re-enables the channel, the DMA will continue to perform the previously suspended operation.

24.3 Block Diagram




Figure 24-1 DMA1 block diagram

24.4 Workflow

DMA register configuration




Figure 24-2 DMA register configuration

The work flow is shown in the following diagram:




Figure 24-3 DMA Workflow

24.5 Access bandwidth

The DMA peripheral channels support byte/half-word/word access, and transfer bandwidth for each channel is defined by BDW register.

24.6 Channel Control

24.6.1 DMA request mapping

DMA has 7 peripheral channels with assignable priority, each channel can accept 8 request responses, and one of the requests is sent to the channel controller according to the configuration register of each channel, and the channel controller selects one of the channel requests according to the busy status and priority of each channel.

Number	Peripherals Request	Channel 0	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel 6
0	ADC	ADC				ADC		
1	SPI1				SPI1_RX	SPI1_TX	SPI1_RX	SPI1_TX
2	SPI2			SPI2_RX		SPI2_TX	SPI2_RX	SPI2_TX
3	UART0		RXD0	TXD0	RXD0	TXD0		
4	UART1				RXD1	TXD1	RXD1	TXD1
5	UART4			RXD4	TXD4			
6	UART5					RXD5		TXD5
7	LPUART0	LPUART0_RX	LPUART0_TX		LPUART0_RX		LPUART0_TX	

Number	Peripherals Request	Channel 0	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel 6
8	LPUART1	LPUART1_TX		LPUART1_RX			LPUART1_RX	LPUART1_TX
9	U7816						U7816RX	U7816TX
10	I2C		I2C_RX	I2C_TX		I2C_RX		I2C_TX
11	AES	AES_IN	AES_OUT					
12	CRC	CRC						
13	ATIM	ATIM_CH1	ATIM_CH2	ATIM_CH3	ATIM_CH4	ATIM_TRIG ATIM_COM ATIM_UeV		
14	GTIM1	GTIM1_CH1	GTIM1_CH2	GTIM1_CH3	GTIM1_CH4			GTIM1_TRIGGER GTIM1_UeV
15	GTIM2	GTIM2_CH1	GTIM2_CH2	GTIM2_CH3	GTIM2_CH4		GTIM2_TRIGGER GTIM2_UeV	
16	LPTIM32		LPT32_CH1				LPT32_CH2	
		8	8	8	8	8	8	8

Table 24-1 DMA1 Channel Mapping

Attention, ATIM_TRIGGER、ATIM_COM and ATIM_UeV requests are only for the DMA burst mode of the advanced timer, that is, when these requests arrive, DMA will access the DMAR register of ATIM, so these three requests can be combined into one channel; Similarly, gtimx of general timer_Trig and gtimx_UeV requests can also be merged into one channel.

The peripheral request mapping is configured through the chxssel register. From top to bottom, the above table represents the valid peripheral request signals when chxssel = 0 ~ 7. For example, for channel 0, when ch0ssel = 2, the selected peripheral request is euart1_TX, that is, the data transmission DMA request of euart1 is connected to the request input of DMA channel 0.

24.6.2 Channel Priority

DMA has 7 peripheral channels in total, and the priority level of each channel can be configured through registers: very high, high, medium, low. When multiple channels are configured with the same priority level, the higher the channel number, the lower the priority level.

Priority arbitration is performed after every transfer.

24.6.3 Definition of transfer direction

In the DMA channel definition rules_RX indicates that DMA reads data from peripherals and writes it to ram_TX indicates that DMA reads data from RAM / flash and writes it to peripherals.

After configuring the peripheral allocation of each channel, the software also needs to configure CHX_DIR register sets the channel transmission direction. The wrong direction setting will cause the DMA to fail to work normally.

24.6.4 Loop Mode

Peripheral DMA channel supports circular mode. In the loop mode, when the transfer length defined by the CHxTSIZE register is completed, the DMA will not automatically stop, but will roll-back to the starting address defined by the RAM pointer register and continue the transfer. DMA's half-range interrupt and full-range interrupt will still be set normally, DMA will not terminate the transmission until the software disables the channel.

The loop mode is enabled by setting the CHxCTRL.CIRC register.

The memory DMA channel does not support circular mode.

24.7 Register

Offset	Name	Symbol
DMA(based adress:0x40000400)		
0x00000000	DMA Global Control Register	DMA_GCR
0x00000004	Channel 0 Control Register	DMA_CH0CR
0x00000008	Channel 0 Memory Address Register	DMA_CH0MAD
0x0000000C	Channel 1 Control Register	DMA_CH1CR
0x00000010	Channel 1 Memory Address Register	DMA_CH1MAD
0x00000014	Channel 2 Control Register	DMA_CH2CR
0x00000018	Channel 2 Memory Address Register	DMA_CH2MAD
0x0000001C	Channel 3 Control Register	DMA_CH3CR
0x00000020	Channel 3 Memory Address Register	DMA_CH3MAD
0x00000024	Channel 4 Control Register	DMA_CH4CR
0x00000028	Channel 4 Memory Address Register	DMA_CH4MAD
0x0000002C	Channel 5 Control Register	DMA_CH5CR
0x00000030	Channel 5 Memory Address Register	DMA_CH5MAD
0x00000034	Channel 6 Control Register	DMA_CH6CR
0x00000038	Channel 6 Memory Address Register	DMA_CH6MAD
0x0000003C	Channel 7 Control Register	DMA_CH7CR
0x00000040	Channel 7 Flash Address Register	DMA_CH7FLSAD
0x00000044	Channel 7 RAM Address Register	DMA_CH7RAMAD
0x00000048	DMA Interrupt Status Register	DMA_ISR

24.7.1 DMA Global Control Register (DMA_GCR)

NAME	DMA_GCR							
Offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
property	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
property	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
property	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-						ADDRE RR_EN	EN
property	U-0						R/W-0	R/W-0

bit	name	functional description
31:2	-	Reserved, read as 0
1	ADDRERR_EN	DMA error address interrupt enable 1: Error address interrupt enable 0: Error address interrupt disable

bit	name	functional description
0	EN	DMA enable 1: DMA enable 0: DMA disable

24.7.2 Channel X Control Register (DMA_CHxCR)

NAME	DMA_CHxCR(x=0,1,2,3,4,5,6)							
offset	0x00000004 + x*0x08							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	TSIZE[15:8]							
property	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	TSIZE[7:0]							
property	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-		PRI		INC	SSEL		
property	U-0		R/W-00		R/W-0	R/W-000		
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-		BDW		CIRC	FTIE	HTIE	EN
property	U-0		R/W-00		R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:16	TSIZE	Channelx transfer length, 1-65336 transmissions
15:14	-	Reserved, read as 0
13:12	PRI	Channelx priority 00: Low 01: Medium 10: High 11: Very High
11	INC	RAM address increase and decrease settings 1: RAM address Increment 0: RAM address decrement
10:8	SSEL	Channelx peripheral request mapping Each channel can accept 8 peripheral requests. For the mapping of peripheral requests, see 24.6.1 DMA request mapping
7	-	Reserved, read as 0
6	DIR	Channel transmission direction 0: Read data from peripheral to RAM 1: Read data from RAM and write to peripheral
5:4	BDW	Peripheral size 00: 8bit 01: 16bit 10: 32bit 11: RFU
3	CIRC	Circular mode 0: Disable Circular mode 1: Enable Circular mode

bit	name	functional description
2	FTIE	Channelx Transfer complete interrupt enable 1: Transfer complete interrupt enable 0: Transfer complete interrupt disable
1	HTIE	Channelx Half transfer complete interrupt enable 1: Half transfer complete interrupt enable 0: Half transfer complete interrupt disable
0	EN	Channelx enable 1: Enable channel 0: Disable channel

24.7.3 Channel X Memory Address Register (DMA_CHxMAD)

NAME	DMA_CHxMAD(x=0,1,2,3,4,5,6)							
Offset	0x00000008 + x*0x08							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	MEMAD[31:24]							
property	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	MEMAD[23:16]							
property	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	MEMAD[15:8]							
property	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	MEMAD[7:0]							
property	R/W-0000 0000							

bit	name	functional description
31:0	MEMAD	Channelx memory pointer address, the software writes the memory target address to this register before the DMA transfer is started. DMA access will trigger a hardfault when the pointer points to a null address When the pointer points to Flash, writing data to Flash is prohibited. The software can query the destination memory address of the current DMA transfer.

24.7.4 Channel 7 Control Register (DMA_CH7CR)

NAME	DMA_CH7CR							
Offset	0x0000003C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
property	TSIZE[11:8] U-0 R/W-0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	TSIZE[7:0]							

NAME	DMA_CH7CR							
property	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	PRI	-	DIR	RI	FI		
property	U-0	R/W-00	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				FTIE	HTIE	EN	
property	U-0				R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:28	-	Reserved, read as 0
27:16	TSIZE	Channel7 transfer length, 1-8192 transfers, only valid for Flash->RAM transfers, RAM->Flash transfers are fixed length 64 transfers
15:14	-	Reserved, read as 0
13:12	PRI	Channel7 priority 00: Low 01: Medium 10: High 11: Very High
11	-	Reserved, read as 0
10	DIR	Channel7 transmission direction 1: Flash->RAM transfer 0: RAM->Flash transfer
9	RI	Channel7 RAM address increment/decrement setting, valid only in Flash->RAM transfer 1: RAM address Increment 0: RAM address decrement
8	FI	Channel7 Flash address increment/decrement setting, valid only in Flash->RAM transfer 1: Flash address Increment 0: Flash address decrement
7:3	-	Reserved, read as 0
2	FTIE	Channel7 Transfer complete interrupt enable Transfer complete interrupt enable 1: Transfer complete interrupt enable 0: Transfer complete interrupt disable
1	HTIE	Channel7 Half transfer complete interrupt enable 1: Half transfer complete interrupt enable 0: Half transfer complete interrupt disable
0	EN	Channel7 enable 1: Enable channel 0: Disable channel

24.7.5 Channel 7 Flash Address Register (DMA_CH7FLSAD)

NAME	DMA_CH7FLSAD							
offset	0x00000040							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							

NAME	DMA_CH7FLSAD							
property	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
property	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	FLSAD[14:8]							
property	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	FLSAD[7:0]							
property	R/W-0000 0000							

bit	name	functional description
31:15	-	Reserved, read as 0
14:0	FLSAD	<p>Channel7 Flash pointer address, the software writes Flash target address to this register before DMA transfer starts, after DMA starts, this register is incremental or decremental with DMA transfer</p> <p>Software can query the target Flash address of the current DMA transfer</p> <p>The low bit of this register (bit5-0) is valid only in Flash->RAM transfer, and the half-sector starting address of Flash is aligned by default in RAM->Flash transfer.</p>

24.7.6 Channel 7 RAM Address Register (DMA_CH7RAMAD)

NAME	DMA_CH7RAMAD							
offset	0x00000044							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
property	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
property	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-				RAMAD[11:8]			
property	U-0				R/W-0000			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	RAMAD[7:0]							
property	R/W-0000 0000							

bit	name	functional description
31:12	-	Reserved, read as 0
11:0	RAMAD	<p>Channel7 RAM word pointer address, the software writes the RAM target address (word address) to this register before the DMA transfer starts, after the DMA starts this register is incremental or decremental with the DMA transfer</p> <p>Software can query the current DMA transfer target RAM address</p>

24.7.7 DMA Interrupt Status Register (DMA_ISR)

NAME	DMA_ISR							
Offset	0x00000048							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
property	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
property	ADDRE RR							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	CHFT[7:0]							
property	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	CHHT[7:0]							
property	R/W-0000 0000							

bit	name	functional description
31:17	-	Reserved, read as 0
16	ADDRERR	DMA transfer address error flag, set when the memory pointer exceeds the legal address range of RAM and Flash
15:8	CHFT	DMA channel x transfer completion flag , This flag is set by hardware. It is cleared by software by writing 1 to this bit. 1: Corresponding channel transmission completed 0: Corresponding channel transmission is not completed
7:0	CHHT	DMA channel x transfer halfway flag , This flag is set by hardware. It is cleared by software by writing 1 to this bit.

25 Cyclic redundancy check calculation unit (CRC)

25.1 Introduction

Cyclic Redundancy Check is the most commonly used checksum method for computer and instrument data communication. The CRC calculation unit in FM33A0xxEV is a completely independent module. CRC calculation and verification can be carried out for data communication such as 7816, I2C, UART and SPI through software control.

In addition, CRC can also perform Flash content integrity verification. With DMA, you can compute the CRC result of program content in Flash in real time and generate an integrity signature that is stored with the program in Flash. By verifying this CRC signature, you can verify whether the Flash content is correct and complete.

- Uses fully programmable polynomial with programmable size(7,8,16,32bits)
- Programmable CRC initial value
- CRC fast algorithm: 8bit CRC operation was completed in 1 clock cycle, and 32bit CRC operation was completed in 4 clock cycles
- Supports automatic input/output data order adjustment (byte, half-word, or full-word)
- Supports XOR for output results

25.2 Operation flow




Figure 25-1 CRC operation flow

The CRC configuration and calculation procedure are as follows:

- Configure the initial value of the shift register with a range of 0x0000_0000~0xFFFF_FFFF.
- Configure the output XOR register CRC_XOR
- The software needs to configure input REFLECTIN enable, output REFLECTOUT enable and XOROUT enable.
- The software writes data into the data register (CRC_DR) and then automatically computes successive shifts.
- After the computation, the result is written back to the data register, and the software determines whether the result can be retrieved according to the BUSY bit
- If the polynomial is 7bit, the result is CRC_DR[6:0]; if the polynomial is 8bit, the result is CRC[7:0]; if the polynomial is 16bit, the result is CRC_DR[15:0]; if the polynomial is 32bit, the result is CRC_DR[31:0]; if the polynomial is 3bit, the result is CRC_DR[31:0].
- After the calculation of the previous CRC, the result of the previous CRC will be retained in the data register as the initial value of the shift register of the subsequent data. After the CRC

calculation is triggered several times in a row, the software finally reads the CRC value of the cumulative calculated result.

25.3 Golden data

Golden data are available for testing and validation.

Polynomial	Input	Initial value(hexadecimal)		
		All 0	All F	6363
		CRC result (hexadecimal)		
CRC-8	5A5A	0F	D8	C5
	1223344	F9	28	96
CRC-16	5A5A	5DD9	DDD4	9696
	11223344	7D35	7D11	4698
CRC-CCITT	5A5A	1ACB	07C4	1877
	11223344	DD33	59F3	DD06

Table 25-1 CRC golden reference data

25.4 DMA interface

The channel between CRC and DMA is unidirectional (RAM->CRC).The CRC module can read and verify RAM data through the DMA module, and its workflow is shown in the figure.The CRC made a request to DMA, which received the request, read RAM and wrote the data to the CRCDR register of the CRC module. After receiving the data, the CRC module cancels the DMA request and starts to calculate the verification value. After the verification is completed, the CRC module resets the DMA request.




Figure 25-2 CRC the data in RAM by DMA

25.5 Flash data integrity check

The integrity of flash content can be verified through CRC and DMA. The solution is:

- First, the flash content is moved to ram through DMA
- Move the flash data cached in RAM to CRC module for calculation through DMA
- Repeat the above process until the verification of all flash data is completed

25.6 Register

offset	name	symbol
CRC(base adress:0x40018000)		
0x00000000	CRC Data Register	CRC_DR
0x00000004	CRC Control Register	CRC_CR
0x00000008	CRC Linear Feedback Shift Register	CRC_LFSR
0x0000000C	CRC Output XOR Register	CRC_XOR
0x0000001C	CRC Polynomial Register	CRC_POLY

25.6.1 CRC data Register (CRC_DR)

NAME	CRC_DR							
offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	DR[31:24]							
property	R/W-1111 1111							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	DR[23:16]							
property	R/W-1111 1111							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DR[15:8]							
property	R/W-1111 1111							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DR[7:0]							
property	R/W-1111 1111							

bit	name	functional description
31:0	DR	CRCDR is used as a data entry register and saves the CRC results after the operation. (CRC Data Register) When used as input: if word operation enabled, CRCDR[31:0] would be calculated, with a total of 4 byte operations (from low to high); Otherwise, the CRCDR[7:0] is computed, a total of 1 byte operation. When saving the results: if it is a 7-bit polynomial, it is stored in CRCDR[6:0]; if it is an 8-bit polynomial, it is stored in CRCDR[7:0]; if it is a 16-bit polynomial, it is stored in CRCDR[15:0]; if it is a 32-bit polynomial, it is stored in CRCDR[31:0].

25.6.2 CRC Control Register (CRC_CR)

NAME	CRC_CR							
offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
property	U-0							

bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name					-			
property					U-0			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name					-		OPWD	PARA
property					U-0		R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	RFLTIN	RFLTO	RES	BUSY	XOR		SEL	
property	R/W-00	R/W-0	R-0	R-0	R/W-0		R/W-10	

bit	name	functional description
31:10	-	RFU: Reserved, read as 0
9	OPWD	Operation by Word 0: Byte operation, CRC calculation only for CRCDR the lowest byte 1: Word operation, CRC calculation is performed for all 4 bytes of CRCDR
8	PARA	CRC Parallel Calculation 0: Serial operation. It takes 8 clock cycles to compute 1 byte 1: Parallel computing. It takes 1 clock cycle to compute 1 byte
7:6	RFLTIN	CRC Reflected Input 00: input unreflected 01: input reflected by byte 10: input reflected by half-word 11: input reflected by word For example, the calculated data is 0x11223344, If RFLTIN==01, the data is changed to 0x8844CC22 and then calculated If RFLTIN==10, the data is changed to 0x448822CC before calculation If RFLTIN==11, the data is changed to 0x22CC4488 and then calculated
5	RFLTO	CRC Reflected Output 0: output unreflected 1: output reflected by byte Such as: If RFLTO==1, the output result is 0x2C48 if the currently computed CRC result is 0x1234 If RFLTO==0, output 0x1234 directly Note: This result is not the final output. It needs to see if XOR is 1. See bit2 for details
4	RES	CRC Result Flag, read only 0: The CRC result is 0 1: CRC results were not all 0
3	BUSY	CRC Busy Flag, read only 0: CRC operation ends 1: CRC operation is in progress
2	XOR	Output XORed with CRC_XOR register enable 0: Output no xor CRC_XOR register 1: Output xor CRC_XOR register
1:0	SEL	CRC Polynomial width Selection 00: 32 bit 01: 16 bit

bit	name	functional description
		10: 8 bit
		11: 7 bit

25.6.3 CRC LFSR Register (CRC_LFSR)

NAME	CRC_LFSR							
offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	LFSR[31:24]							
property	R/W-1111 1111							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	LFSR[23:16]							
property	R/W-1111 1111							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	LFSR[15:8]							
property	R/W-1111 1111							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	LFSR[7:0]							
property	R/W-1111 1111							

bit	name	functional description
31:0	LFSR	CRC Linear Feedback Shift Register The CRC initial value can be written by the software before the operation begins

25.6.4 CRC Output XOR Register (CRC_XOR)

NAME	CRC_XOR							
offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	XOR[31:24]							
property	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	XOR[23:16]							
property	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	XOR[15:8]							
property	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	XOR[7:0]							
property	R/W-0000 0000							

bit	name	functional description
31:0	XOR	CRC exclusive XOR register When CRC_CR.xor is 1, the CRC result will XOR the register data before output.

25.6.5 CRC Polynomial Register (CRC_POLY)

NAME	CRC_POLY							
offset	0x0000001C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	POLY[31:24]							
property	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	POLY[23:16]							
property	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	POLY[15:8]							
property	R/W-0001 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	POLY[7:0]							
property	R/W-0010 0001							

bit	name	functional description
31:0	POLY	CRC Polynomials

26 Advanced timer array (ATIM)

26.1 Function description

The FM33LC0xx contains an advanced timer.

The advanced timer includes a 16bit automatic overload counter and a programmable prescaler.

Advanced timers can support a variety of applications, including capture, output comparison, PWM, complementary PWM with dead band insertion.

26.2 Main characteristics

- 16bit up, down, two-way automatic reload counter
- 16bit programmable prescaler, support real-time adjustment of counting clock frequency division
- 4 independent channels can be used for input capture, output comparison, PWM, single pulse output
- Complementary output with programmable dead time insertion
- Independent working clock, the highest frequency is 120MHz
- Repeat counter, support timer to update status after multiple cycles
- Two brake pin input, comparator brake, SVD brake, brake signal filtering and polarity selection, brake signal combination configuration
- Support to generate interrupt or DMA event when the following events occur
 - Counter up/down overflow, counter initialization (software or hardware trigger)
 - Trigger event (counter start, stop, initialization, internal and external trigger)
 - Input capture
 - Output comparison
 - Brake input
- Support incremental quadrature encoder and Hall sensor

Terminology:

- When the OCxREF signal is high, it is called the effective level, and when it is low, it is called the invalid level.
- Idle mode: Relative to running mode, MOE=0 when a braking event occurs
- Output disabled: GPIO output is enabled and closed, not driven by TIMER
- Off-state: GPIO output enable is turned on, but the TIMER output is in an invalid state
- Invalid state: the state when one or two of the complementary channels output an invalid level

26.3 Block Diagram




Figure 26-1 ATIM Block Diagram

26.4 Function description

26.4.1 Timing unit

The timing unit of the advanced timer consists of a 16-bit counter and auto-reload register. The counter can count up, down or bidirectionally. The count clock can be obtained after dividing the APBCLK by a 16-bit prescaler.

The counter, auto-reload register and prescaler register can all be rewritten or read by software, even when the counter is running.

The timing unit contains the following registers:

- Counter (ATIM_CNT)

- Prescaler register (ATIM_PSC)
- Automatic reload register (ATIM_ARR)
- Repeat count register (ATIM_RCR)

ARR includes a preload function, which is controlled by the ARPE (Auto Reload Preload Enable) register. When ARPE=0, the ARR register is written, and the written data will be directly transferred to the shadow register; when ARPE=1, the data written to the ARR register occurs in the update event (ATIM_CNT overflow or underflow). When transfer to the shadow register. Software can also actively trigger ARR update (UEV) through register operations.

The ATIM_CNT working clock is driven by the frequency division clock generated by ATIM_PSC. The CNT only starts counting when the counter enable register (CEN) is set. When CNT=ARR, this round of counting ends, and an update event is sent.

ATIM_PSC is a synchronous prescaler that can divide APBCLK from 1 to 65536. The PSC register is also cached. Rewriting the PSC does not actually rewrite the shadow register. Only when a new update event comes will it be updated from the PSC to the shadow register. Therefore, during the CNT counting process, the software can rewrite the PSC in real time, and the new prescaler ratio will be adopted when the next update event occurs.




Figure 26-2 Waveform of prescaling from 1 to 2




Figure 26-3 Waveform of prescaling from 1 to 4

26.4.2 Timer operating mode

The timer supports up-counting, down-counting and center-counting modes.

Count up

In this mode, the counter starts counting from 0 after being enabled, until $CNT=ARR$, an overflow event is generated, and then starts counting from 0 again.

If the repeat counting function is enabled, the counter repeats the above process several times ($RCR+1$) according to the definition of RCR before an overflow event will be generated.

The software can directly trigger the update event by setting the UG register, and the CNT and prescaler counter are automatically cleared at this time. Whether the setting of the UG register triggers the UIF (Update Interrupt Flag) interrupt flag setting is determined by the setting of the URS register.

The update event can be disabled by setting the UDIS register, which can avoid updating the value in the preload register to the working register.

When an update event occurs, the following registers are updated and UIF is set:

- The RCR shadow register is updated to the contents of ATIM_RCR
- The ARR shadow register is updated to ATIM_ARR content
- PSC shadow register is updated to ATIM_PSC content




Figure 26-4 Upward counting waveform, internal clock not divided




Figure 26-5 Upward counting waveform, internal clock divided-by-2




Figure 26-6 Update event when ARPE=0 (ARR is not preloaded)




Figure 26-7 Update event when ARPE=1 (ARR preload)

Count down

In the down-counting mode, the counter starts to decrement from the ARR value, and when it reaches 0, an underflow event is generated, and the counter starts counting from ARR again.

If the repeat counting function is enabled, the counter repeats the above process several times ($RCR+1$) according to the definition of RCR before an overflow event will be generated.

The software can directly trigger the update event by setting the UG register, and the CNT and prescaler counter are automatically cleared at this time. Whether the setting of the UG register triggers the UIF (Update Interrupt Flag) interrupt flag setting is determined by the setting of the URS register.

The update event can be disabled by setting the UDIS register, which can avoid updating the value in the preload register to the working register.

When an update event occurs, the following registers are updated and UIF is set:

- The RCR shadow register is updated to the contents of ATIM_RCR
- The ARR shadow register is updated to ATIM_ARR content
- PSC shadow register is updated to ATIM_PSC content




Figure 26-8 Downward counting waveform, internal clock not divided




Figure 26-9 Downward counting waveform, internal clock divided-by-2




Figure 26-10 Update event when ARPE=0 (ARR is not preloaded)




Figure 26-11 Update event when ARPE=1 (ARR preload)

Center alignment count

In the center-aligned mode, the counter starts counting up from 0 until ARR-1 generates an overflow event, and then counts down from ARR to 1, generating an underflow event, and then restarts counting up from 0.

The CMS[1:0] register is used to enable the center-aligned mode and select the output comparison mode in the center-aligned mode. When CMS!=00, it is center-aligned counting. When CMS=01, the output comparison function is only valid when counting down. When CMS=10, the output comparison function is only valid when counting up. When CMS=11, The output comparison function is valid when counting up and down.

In center-aligned mode, the DIR register cannot be rewritten by software, but is automatically updated by the hardware as the counting direction changes, indicating the current counting direction.

The counter will update the shadow registers of ARR, PSC and RCR on overflow and underflow events.




Figure 26-12 Timing diagram of center aligned counter, ATIM_PCS=0, ATIM_ARR=0x6




Figure 26-13 Counter timing diagram, update event when ARPE=1 (counter underflow)




Figure 26-14 Counter timing diagram, update event when ARPE=1 (counter overflow)

26.4.3 Repeat Counter

Update event is generated when the counter overflow or underflow, and the repeat counter is 0. This means that the preload register of ARR, PSC, CCR (compare/capture register, output compare mode) will transfer data to the shadow register after N+1 overflows or underflows, where N is the value of the RCR register.

The repeat counter is decremented under the following conditions:

- Overflow occurs in up-counting mode
- Underflow occurs in down-counting mode
- Each overflow or underflow in the center counting mode

Note that when the update event is triggered by software or slave mode controller, the update event will occur immediately, regardless of the current RCR value, and the repeat counter will also be immediately updated to the value of RCR.




Figure 26-15 Example of update rate in 15 different modes, and register settings of ATIM_RCR

26.4.4 Preload register

The following function registers support the preload function:

- Automatic reload register ARR
- Repeat counting register RCR
- Prescaler register PSC (preload function cannot be turned off)
- Channel Control Register CCR
- CcxE and CcxNE control registers
- OcxM control register

The above registers, except PSC, can be selected to enable or disable the preload function by software.

Registers with preload function include two sets of physical entities:

- Shadow register: the register being used by the actual timer
- Preload register: Registers that can be accessed by software

When preload is disabled, the register features with preload function are as follows:

- Preload register can be accessed and rewritten by software in real time
- The shadow register and the preload register are updated synchronously

If preload is enabled, then:

- All software operations access the preload register
- When an update event occurs, the contents of all preload registers will be transferred to the corresponding shadow register synchronously

26.4.5 Counter operating clock

The counter can use the following clock to work:

- APBCLK-internal clock mode
- External pin input clock (Tix)-external clock mode 1
- External pin trigger input (ETR)-external clock mode 2
- Internal trigger (ITRx)-use a timer's trigger output (TGO) as the counting clock




Figure 26-16 ATIM clock source block diagram

26.4.5.1 Internal clock mode

In internal clock mode, slave mode is prohibited (SMS=000), and register bits such as CEN, DIR, UG, etc. are all under software control

After the software operates the UG register, after the update signal is synchronized by CLK_PSC, the counter value will be reinitialized.




Figure 26-17 Internal clock source mode with clock division factor of 1

26.4.5.2 External clock mode1

In this mode, the external pin input signal is directly used as the counting clock, and SMS=111 is configured, and the counting edge can be configured as a rising or falling edge.




Figure 26-18 TI2 external clock connection example

The external input signal will go through the synchronization process of the internal clock before triggering the counter to count. At the same time, the valid edge of the input signal will trigger the TIF mark.




Figure 26-19 Timing in external clock mode 1

When using an external clock to count, still need to enable ATIM's internal clock (APBCLK), because ATIM uses APB_CLK to synchronize and filter the external input clock. In external clock mode 1, the external input clock is filtered and edge selected first to obtain a valid counting edge, which is input to the prescaler module as a valid working clock (CLK_PSC).


The external clock synchronization uses a simple 2-level flip-flop structure. Therefore, in order to avoid metastability, the external input clock width is required to be at least two APB_CLK cycles.

In this mode, only the inputs of channels 1 and 2 can be used as clock inputs, and the required

configuration is as follows:

- In the GPIO module, configure the corresponding pin as ATIM_CH2 function
- Turn off the channel enable and configure ATIM_CCER.CC2E=0 to ensure that the channel configuration is successful afterwards
- Select the input channel, configure ATIM_CCMR1.CC2S=01, IC2 is mapped to TI2
- Select the count valid edge, configure ATIM_CCER.CC2P=0, select the up or down edge
- Configure the input filter time, configure ATIM_CCMR1.IC2F[3:0] (IC2F=0000, no input filter)
- Enable external clock mode 1, configure ATIM_SMCR.SMCR=111
- Select the trigger input source, configure ATIM_SMCR.TS=110, select TI2 as the trigger input source
- Turn on the channel enable, configure ATIM_CCER.CC2E=1
- Enable the counter, configure ATIM_CR1.CEN=1

The following figure is an example of a typical external clock counting mode 1:



Fig

ure 26-20 Timing in external clock mode 1

26.4.5.3 External clock mode 2

In this mode, the rising or falling edge of the input signal at the ATIM_ETR pin is used for counting (double edges are not supported).




Figure 26-21 External trigger input block diagram

The figure below uses the rising edge of the ETR divided by two to count. The actual counting time is delayed from the rising edge of the ETR input due to the synchronization process of the internal clock.




Figure 26-22 Timing 1 in external clock mode 2

The main difference with external clock mode 1 is that the ETR input is directly divided by frequency and then filtered to generate the CK_PSC clock, which means that it can support the application scenarios where the ETR input frequency is higher than APB_CLK. In this case, you

need to input the ETR first Carry out prescaler, and then use it to drive the counter.

The configuration required for this mode is as follows:

- In the GPIO module, configure the corresponding pin for the ATIM_ETR function
- Set ETP for edge selection, ATIM_SMCR.ETP=0
- Set the ETR division ratio, configure ATIM_SMCR.ETPS[1:0]=01
- Configure the input filter time, ATIM_SMCR.ETF[3:0]=0000
- Set the ECE register, enable external clock mode 2, ATIM_SMCR.ECE=1, ATIM_SMCR.SMS=000
- Enable the counter, configure ATIM_CR1.CEN=1

The following figure is an example of a typical external clock mode 2:




Figure 26-23 Timing 2 in external clock mode 2

When using external clock mode 2, ATIM can still be configured as slave mode: for example, use the ETR input to count, and at the same time use the TRGO of another Timer as the trigger signal, when the trigger event arrives, the reset counter restarts counting.

26.4.6 Internal trigger signal (ITRx)

ATIM supports 4 ITR inputs, which can be used for counting trigger or internal signal capture. When used for internal signal capture, TS needs to be configured as 000~011 to select ITR0~ITR3, and CCxS is configured as 11, that is, TRC is selected as the capture signal.

Each ITR input supports 4 internal signal extensions, which are configured by the ITRxSEL register. Refer to the following table for input signal source:

Slave	ITR0(TS=000)	ITR1(TS=001)	ITR2(TS=010)	ITR3(TS=011)
ATIM	GPTIM0_TRGO	GPTIM1_TRGO	COMP1	COMP2

26.4.7 Capture/Compare channel

ATIM contains 4 capture/compare channels, and each channel consists of a capture compare register (CCR) (including shadow registers), a capture input stage, and a compare output stage.

The input stage circuit will sample the Tix input and generate a filtered signal TixF, and then edge detection and polarity selection will generate the corresponding TixFPx signal. This signal can be used as a counting trigger or a signal to be captured, and is prescaled before being captured.





Figure 26-24 Capture/compare channel (channel 1 input part)

The output stage circuit will generate an output reference signal OCxREF, which is fixed to high level and effective as the reference input of the final output circuit. Among them, channels 1~3 support complementary output and dead zone insertion, while channel 4 is relatively simple and does not support complementary output.



Figu

re 26-25 Main circuit of capture/compare channel 1




Figure 26-26 Output section of capture/compare channel (channels 1 to 3)




Figure 26-27 Output part of the capture/compare channel (channel 4)

The capture/compare register (CCR) contains the preload register and the shadow register, and software reads and writes always access the preload register. In the capture mode, the captured value is saved in the shadow register and copied to the preload register. In the compare mode, the value of the preload register is copied to the shadow register for comparison with the counter.

26.4.8 Input capture mode

When the expected level change occurs on the Icx signal, a capture will be triggered, and the current counter value is latched into the CCR. At the same time, the CcxIF interrupt flag is set, and the corresponding interrupt or DMA request can be triggered. If a capture event occurs when CcxIF is high, the capture data conflict flag (CcxOF, Over-Capture) is set (the last captured value in CCR is overwritten). CcxIF can be cleared by software or automatically cleared by reading the CCR register. The CcxOF flag is cleared by writing 1 in software.

Through the cooperation of two or more channels, the input capture of the PWM signal can be realized. For example, if you want to calculate the period and duty ratio of an input signal, you can input this signal from the TI1 pin, and the chip will take the rising edge of the filtered signal to get

TI1FP1, take the falling edge of the filtered signal to get TI1FP2, and input TI1FP1 To capture channel 1, input TI1FP2 to capture channel 2, then channel 1 captures the rising edge of the input signal, while channel 2 captures the falling edge of the input signal; after the capture interrupt occurs periodically, the software passes the value of the CCR1 and CCR2 registers, The period and duty cycle of the input signal can be calculated.

To achieve the capture of the counter value to the ATIM_CCR1 register at the rising edge of TI1 input, the configuration steps are as follows:

- In the GPIO module, configure the corresponding pin as ATIM_CH1 function
- Turn off the channel enable and configure ATIM_CCER.CC1E=0 to ensure that the channel configuration is successful afterwards
- Select the input channel, configure ATIM_CCMR1.CC1S=01, IC1 is mapped to TI1
- Select the count valid edge, configure ATIM_CCER.CC1P, select the up or down edge
- Configure the input filter time, configure ATIM_CCMR1.IC1F[3:0]
- Configure the input prescaler, configure ATIM_CCMR1.IC1PS[1:0]
- Turn on the channel enable, configure ATIM_CCER.CC1E=1




Figure 26-28 PWM input capture mode timing

If you want to realize the PWM input capture function, you need to make the following settings:

- In the GPIO module, configure the corresponding pin as ATIM_CH1 function
- Turn off the channel enable, configure ATIM_CCER.CC1E=0, ATIM_CCER.CC2E=0 to ensure that the channel configuration is successful afterwards
- Select the input channel, the two channels IC1, IC2 are mapped to the same TI1 input port, configure ATIM_CCMR1.CC1S=01, ATIM_CCMR1.CC2S=10
- Select the count valid edge, the two channels IC1, IC2 valid edge polarity is opposite,

configure ATIM_CCER.CC1P=0, ATIM_CCER.CC2P=1

- Configure the input filter time, configure ATIM_CCMR1.IC1F[3:0], ATIM_CCMR1.IC2F[3:0]
- Configure the input prescaler, configure ATIM_CCMR1.IC1PS[1:0], ATIM_CCMR1.IC2PS[1:0]
- Select the trigger input signal, configure ATIM_SMCR.TS[2:0]=101
- Set the slave mode controller to reset mode, configure ATIM_SMCR.SMS[2:0]=100
- Turn on the channel enable, configure ATIM_CCER.CC1E=1, ATIM_CCER.CC2E=1

26.4.9 Software force output

In the comparison output mode, the software can directly set the OCxREF force to a specific level, independent of the comparison result of the CCR and the counter.

The software can directly force OCxREF to be valid by writing OcxM=101 register (OCxREF is fixed as high and effective), and by writing OcxM=100, OCxREF can be directly forced to be invalid (low level). However, the software force operation will not cancel the comparison process, and the comparison between CCR and counter will continue.


26.4.10 Output compare mode

In the output compare mode, when CCR is equal to the counter value, OCxREF can be set to valid, invalid, or level inverted. At the same time, the interrupt flag will also be set, and DMA requests can be sent (overwrite the configuration register?).

Output comparison can also be used to output a pulse signal of a specific width (single output).

Steps for usage:

- Select the count clock (internal, external, prescaler, etc.)
- Write the desired data to the ARR and CCR registers
- Set interrupt enable and DMA enable as needed
- Select output mode
- Enable counter

**Figure 26-29 Output compare mode, flip OC1**

Without enabling preload, the software can rewrite the CCR register at any time to achieve real-time control of the output waveform. If preload is enabled, the CCR shadow register is only updated with the contents of the preload register when the next update event occurs.


26.4.11 PWM output

PWM mode can output pulse width modulation signal, its period is determined by the ARR register, and the duty cycle is determined by the CCR register.

The polarity of the output signal can be configured by the CCxP register. In PWM mode, CNT and CCR are compared in real time. Since the counter supports edge-aligned and center-aligned counting modes, the PWM output also supports edge-aligned and center-aligned modes.

PWM edge alignment mode

In the case of counting up, when configured as PWM mode 1, the OCxREF signal is high when CNT<CCR, otherwise it is low. If the CCR value is greater than the ARR value, OCxREF is fixed to 1; if CCR is 0, OCxREF is fixed to 0.

**Figure 26-30 Edge-aligned PWM waveform (ARR=7)**

When counting down, the definition of OCxREF level is the same as when counting up.

PWM center alignment mode

The OCxREF level definition is the same as the edge alignment mode. The following figure is an example:




Figure 26-31 Center-aligned PWM waveform (APR=7)

When starting the center-aligned counting, the initial counting direction is determined by the DIR register; then during the counting process, the state of the DIR register is directly controlled by the hardware. For safety, it is recommended that the user program do an update through the UG register before starting the counter, and do not rewrite the counter during the counting process.

26.4.12 Complementary output and dead zone insertion

ATIM channels 1~3 support complementary output and dead zone insertion. The DTG[7:0] register is used to set the dead time (valid for all channels at the same time). The output signal Ocx is in phase with the reference signal OCxREF, and OcxN is inverted from the reference signal;

the rising edge of OCx is the delay of the rising edge of OCxREF, and the rising edge of OCxN is the delay of the falling edge of OCxREF.




Figure 26-32 Complementary output with dead zone insertion




Figure 26-33 Dead zone waveform delay is greater than negative pulse




Figure 26-34 Dead zone waveform delay is greater than positive pulse

26.4.13 Brake function

The brake function can use the 2 brake signals input by the external BRK pin, or the valid output generated by the comparator, SVD, XTHF vibration stop detection; the brake circuit is disabled after power-on reset, and the user can enable the brake function by setting the BKE register; The 2 brake inputs can be configured as phase AND or phase OR operation. The combined brake signal can be configured with effective polarity and digital filtering.

The brake input control logic is shown in the figure below:




Figure 26-35 Brake control logic

ATIM_BRKx multiplexes the GPIO function. When GPIO is set as a digital peripheral function, its input signal is directly connected to the brake input of ATIM; when GPIO is set to other functions, the brake input port of ATIM is fixed to 1. Through the BRKxGATE register, the actual level of the gated BRKx signal can be controlled, and the software can flexibly set the unused BRKx to 0 or 1 level to meet the needs of the subsequent logic circuit.

When a braking event occurs:

- The output enable register is cleared asynchronously, and the output can be forced to the inactive/idle/reset state by selecting the OSS1 register
- Each output channel is driven to the level defined by the OISx register
- When the complementary output is enabled, the output is asynchronously set to the inactive and reset states, and the dead-zone insertion circuit starts to work. After the dead-zone time, the output is driven to the level defined by OISx and OISxN
- The brake flag register is set to bit, and interrupt or DMA can be triggered according to the configuration
- If the automatic output is enabled (AOE=1), the output enable bit (MOE) will be automatically set when the next update event occurs; otherwise, the MOE will remain at 0 until the bit is reset by the software.

Note that the BRK signal is level valid, so when BRK remains valid, MOE cannot be enabled, and the brake flag BIF cannot be cleared.




Figure 26-36 Response to brake output

26.4.14 Complementary output channel signal state logic table

The following is the state correspondence table of the control register and the complementary output channel, where MOE is the timer total output enable bit, OSS1 defines whether to turn off the IO output or enter the off state in the IDLE state (MOE=0), and OSSR defines the RUN state (MOE= 1) The next is to close the IO output or enter the off state.

Control register					Output state	
MOE	OSSI	OSSR	CcxE	CcxNE	Ocx Output state	OcxN Output state
1	X	0	0	0	Output is off (not driven by ATIM), Ocx=0, Ocx_EN=0	Output is off (not driven by ATIM), OcxN=0, OcxN_EN=0
		0	0	1	Output is off (not driven by ATIM), Ocx=0, Ocx_EN=0	OCxREF + Polarity OcxN=OCxREF xor CCxNP, OcxN_EN=1
		0	1	0	OCxREF + Polarity Ocx=OCxREF xor CCxP, Ocx_EN=1	Output Disabled (not driven by the timer) OcxN=0, OcxN_EN=0
		0	1	1	OCREF + Polarity + dead-time Ocx_EN=1	Complementary to OCREF (not OCREF) + Polarity + dead-time OcxN_EN=1
		1	0	0	Output Disabled (not driven by the timer) Ocx=CCxP, Ocx_EN=0	Output Disabled (not driven by the timer) OcxN=CCxNP, OcxN_EN=0
		1	0	1	Off-State (output enabled with inactive state) Ocx=CCxP, Ocx_EN=1	OCxREF + Polarity OcxN=OCxREF xor CCxNP, OcxN_EN=1
		1	1	0	OCxREF + Polarity Ocx=OCxREF xor CCxP, Ocx_EN=1	Off-State (output enabled with inactive state) OcxN=CCxNP, OcxN_EN=1
		1	1	1	OCREF + Polarity + dead-time Ocx_EN=1	Complementary to OCREF (not OCREF) + Polarity + dead-time OcxN_EN=1
0	X	0	0	0	Output is off (not driven by ATIM) Ocx=CCxP, Ocx_EN=0	Output is off (not driven by ATIM) OcxN=CCxNP, OcxN_EN=0
		0	1	0	Output is off (not driven by ATIM)	
		0	0	1	如果无时钟: Ocx=CCxP, Ocx_EN=0, OcxN=CCxNP, OcxN_EN=0	
		0	1	1	如果有时钟: 经过死区时间后 Ocx=OISx, OcxN=OISxN	
		1	0	0	Output is off (not driven by ATIM) Ocx=CCxP, Ocx_EN=0	Output is off (not driven by ATIM) OcxN=CCxNP, OcxN_EN=0
		1	0	1	Off-state (输出使能, inactive输出)	
		1	1	0	如果无时钟: Ocx=CCxP, Ocx_EN=1, OcxN=CCxNP, OcxN_EN=1	
		1	1	1	如果有时钟: 经过死区时间后 Ocx=OISx, OcxN=OISxN	

Table 26-1 Channel status table

26.4.15 6-step PWM output

When a channel uses complementary output, the OcxM, CcxE, and CcxNE registers support the preload function, and the value of the preload register is loaded into the shadow register when a commutation (COM) event occurs. Therefore, the user can set the next configuration in advance and update all channels synchronously when a COM event occurs. The COM event can be triggered by the COMbit in ATIM_EGR written by the software, or triggered by the hardware on the rising edge of TRGI.

When a COM event occurs, the commutation flag register is set to bit, and an interrupt or DMA

request can be generated.

The following figure is an example of 6-step commutation control. When a COM event occurs, the three examples show the output changes under different configurations.




Figure 26-37 Example of generating six-step PWM using COM (OSSR=1)

26.4.16 Single pulse output

Single pulse output is a special case of the comparison output mode, which allows the user to output a pulse signal with a programmable width after a certain event occurs, after a programmable delay.

Unlike other output modes, the counter will automatically stop when the next update event arrives. Only when the initial value of CCR and the counter are different, the pulse can be output correctly. When counting up, $CNT < CCR \leq ARR$ is required, when counting down, $CNT > CCR$ is required.




Figure 26-38 Example of single pulse mode

The above figure uses TI2 input as the counter trigger signal. After the count value is equal to CCR, OCxREF outputs low level. After counting to ARR, OCxREF returns to high level, and the counter rolls back to 0 and stops counting.

The configuration that realizes the above function TI2 as an input trigger is as follows:

- In the GPIO module, configure the corresponding pin as ATIM_CH2 function
- Turn off the channel enable and configure ATIM_CCER.CC2E=0 to ensure that the channel configuration is successful afterwards
- Select the input channel, configure ATIM_CCMR1.CC2S=01
- Select valid edge of counting, configure ATIM_CCER.CC2P=0
- Select the trigger input signal, configure ATIM_SMCR.TS[2:0]=110, TI2FP2 as TRGI
- Set the slave mode controller to trigger mode, configure ATIM_SMCR.SMS[2:0]=110, TI2FP2 is used to start the counter
- Turn on the channel enable, configure ATIM_CCER.CC2E=1

The configuration that realizes the above function OC1 as an output is as follows:

- In the GPIO module, configure the corresponding pin as ATIM_CH1 function
- Turn off the channel enable and configure ATIM_CCER.CC1E=0 to ensure that the channel configuration is successful afterwards
- Output channel, configure ATIM_CCMR1.CC1S=00
- Select the effective edge of counting, configure ATIM_CCMR1.OC1M=111, PWM mode 2
- Turn on the channel enable, configure ATIM_CCER.CC1E=1

Special settings of OPM waveform generation time base:

- The value of ATIM_CCR1 determines Tdelay
- The difference between ATIM_ARR and ATIM_CCR1 determines the Tpulse (ATIM_ARR-ATIM_CCR1)
- Set to single pulse mode, configure ATIM_CR1.OPM=1

26.4.17 External event clears OCxREF

The effective state of OCxREF is not high. By applying a high level to the external ETR pin, OCxREF can be directly pulled down until the next update event. This function is only valid in output compare and PWM modes. To enable this function, you need to set OcxCE to 1.




Figure 26-39 ETR signal clears OCxREF of ATIM

26.4.18 Encoder interface mode

The encoder interface mode involves two external input signals, and ATIM determines whether to increment or decrement the count value according to the edge of one signal relative to the level of the other signal. The following table shows the relationship between the counting method and the two input signals:

Valid edge	Corresponding signal level (TI1 corresponds to TI2, TI2 corresponds to TI1)	TI1 signal		TI2 signal	
		Up	Down	Up	Down
Only count at TI1	High	Decrease	Increase	Not counted	Not counted
	Down	Increase	Decrease	Not counted	Not counted
Only count at TI2	High	Not counted	Not counted	Increase	Decrease
	Down	Not counted	Not counted	Decrease	Increase
Count both at TI1 and TI2	High	Decrease	Increase	Increase	Decrease
	Down	Increase	Decrease	Decrease	Increase

Table 26-2 Encoder interface counting method

For example, when the counter counts with the TI1 signal as a clock, if the rising edge of TI1 is sampled until TI2 is high, the counter is decremented; if the falling edge of TI1 is sampled until TI2 is high, the counter is incremented.




Figure 26-40 Example of counter operation in encoder mode

The encoding mode input channel needs to be set as follows:

- In the GPIO module, configure the corresponding pins as ATIM_CH1, ATIM_CH2 functions
- Turn off the channel enable, configure ATIM_CCER.CC1E=0, ATIM_CCER.CC2E=0, to ensure that the channel configuration is successful afterwards
- Select the input channel, configure ATIM_CCMR1.CC1S=01, ATIM_CCMR1.CC2S=01
- Select the effective edge of counting, configure ATIM_CCER.CC1P=0, ATIM_CCER.CC2P=0
- Set the slave mode controller to encoding mode 3, configure ATIM_SMCR.SMS[2:0]=011
- Turn on the channel enable, configure ATIM_CCER.CC1E=1, ATIM_CCER.CC2E=1

26.4.19 TIM slave mode

When ATIM is used as a slave (triggered by an external event), it can be configured into three working modes: multiple bit mode, gate control mode, and trigger mode.

Complex bit mode

In this mode, an external input event will cause all preload registers in the TIM to reinitialize, and CNT will return to 0 to start counting. Take the following figure as an example, the counter counts normally, and when the external TI1 input rising edge, the counter is cleared and restarted to count.

The configuration in the following figure is as follows:

- In the GPIO module, configure the corresponding pin as ATIM_CH1 function
- Turn off the channel enable, configure ATIM_CCER.CC1E=0 to ensure that the channel configuration is successful afterwards
- Select the input channel, configure ATIM_CCMR1.CC1S=01
- Select the effective edge of counting, configure ATIM_CCER.CC1P=0
- Select the trigger input signal, configure ATIM_SMCR.TS[2:0]=101, TI1FP1 as TRGI
- Set the slave mode controller to multiple bit mode, configure ATIM_SMCR.SMS[2:0]=100
- Turn on the channel enable, configure ATIM_CCER.CC1E=1
- Enable the counter, configure ATIM_CR1.CEN=1




Figure 26-41 Timing in complex bit mode

Gating mode

In this mode, the counter only works when the input signal is at a specific level. When the level change causes the counter to start or stop counting, the interrupt flag is triggered.

The configuration in the following figure is as follows:

In the GPIO module, configure the corresponding pin as ATIM_CH1 function

Turn off the channel enable, configure ATIM_CCER.CC1E=0 to ensure that the channel configuration is successful afterwards

Select the input channel, configure ATIM_CCMR1.CC1S=01

Select the effective edge of counting, configure ATIM_CCER.CC1P=0

Select the trigger input signal, configure ATIM_SMCR.TS[2:0]=101, TI1FP1 as TRGI

Set the slave mode controller to gated mode, configure ATIM_SMCR.SMS[2:0]=101

Turn on the channel enable, configure ATIM_CCER.CC1E=1

Enable the counter, configure ATIM_CR1.CEN=1




Figure 26-42 Timing in gated mode

Trigger mode

The counter only starts counting after an external input event arrives.

The configuration in the following figure is as follows:

- In the GPIO module, configure the corresponding pin as ATIM_CH1 function
- Turn off the channel enable, configure ATIM_CCER.CC1E=0 to ensure that the channel configuration is successful afterwards
- Select the input channel, configure ATIM_CCMR1.CC1S=01
- Select the effective edge of counting, configure ATIM_CCER.CC1P=0
- Select the trigger input signal, configure ATIM_SMCR.TS[2:0]=101, TI1FP1 as TRGI
- Set the slave mode controller to trigger mode, configure ATIM_SMCR.SMS[2:0]=110
- Turn on the channel enable, configure ATIM_CCER.CC1E=1




Figure 26-43 Timing in trigger mode

External clock counting mode triggered by external events

ETR can be set as the counting clock, while using another external input as the counter start trigger signal. For example, after detecting the rising edge of TI1, the counter starts counting with the rising edge of the ETR input.

The configuration in the following figure is as follows:

In the GPIO module, configure the corresponding pin as ATIM_CH1, ATIM_ETR function

Set ETP for edge selection, ATIM_SMCR.ETP=0

Set the ETR division ratio, configure ATIM_SMCR.ETPS[1:0]=01

Configure the input filter time, ATIM_SMCR.ETF[3:0]=0000

Set bitECE register, enable external clock mode 2, ATIM_SMCR.ECE=1

Turn off the channel enable, configure ATIM_CCER.CC1E=0 to ensure that the channel configuration is successful afterwards

Select the input channel, configure ATIM_CCMR1.CC1S=01

Select the effective edge of counting, configure ATIM_CCER.CC1P=0

Select the trigger input signal, configure ATIM_SMCR.TS[2:0]=101, TI1FP1 as TRGI

Set the slave mode controller to trigger mode, configure ATIM_SMCR.SMS[2:0]=110

Turn on the channel enable, configure ATIM_CCER.CC1E=1




Figure 26-44 Timing in external clock mode 2 + trigger mode

26.4.20 DMA access

ATIM supports 7 types of DMA requests, which are 4 CC channel requests, external trigger requests, user software trigger requests and COM trigger requests.

Each CC channel generates a DMA request, which is used to transfer the content in CCRx to RAM in capture mode, and is used to write data in RAM to CCRx in compare mode; the DMA request of the CC channel can be configured as Single transfer or burst transfer (CCxBURSTEN), single transfer only accesses the CCRx register, and burst transfer accesses a specific set of registers according to the DCR register configuration.

In addition, external trigger events, software trigger events and COM events can also generate DMA requests. When these requests occur, DMA Burst transfer will be started, and data will be written to one or more registers in ATIM, or one will be read from ATIM. Or multiple register values.

DMA request	CCxBURSTEN	DMA.CHxCTR.L.DIR	DMA access object	Transmission length
ATIM_CH1	0	0	Read CCR1	1
		1	Write CCR1	
	1	0	Read DMAR	DBL
		1	Write DMAR	
ATIM_CH2	0	0	Read CCR2	1
		1	Write CCR2	
	1	0	Read DMAR	DBL
		1	Write DMAR	
ATIM_CH3	0	0	Read CCR3	1
		1	Write CCR3	
	1	0	Read DMAR	DBL
		1	Write DMAR	
ATIM_CH4	0	0	Read CCR4	1
		1	Write CCR4	
	1	0	Read DMAR	DBL
		1	Write DMAR	
ATIM_TRIG	N/A	0	Read DMAR	DBL
		1	Write DMAR	
ATIM_UEV	N/A	0	Read DMAR	DBL
		1	Write DMAR	
ATIM_COM	N/A	0	Read DMAR	DBL
		1	Write DMAR	

Table 26-3 DMA Request configuration

26.4.21 DMA Burst

ATIM supports DMA and DMA-Burst access. ATIM can be configured to trigger a DMA request when a specific event occurs, and the capture result in CCR can be written to RAM, or one or more registers can be written from RAM to the preload register of ATIM .

DMA-Burst supports one event to trigger multiple consecutive DMA requests. The main function is to continuously update the contents of multiple registers after the event occurs, so functions such as dynamic real-time adjustment of the output waveform can be realized.

The DMA controller needs to point the peripheral target address to a virtual register ATIM_DMAR. When a specific timer event occurs, ATIM will continuously transmit multiple DMA requests. Each DMA write operation to ATIM_DMAR will be redirected to the actual function register by ATIM.

The DBL register is used to set the DMA burst length, and the DBA register is used to set the base address of the DMA to access the ATIM (relative to the offset of ATIM_CR).

26.4.22 Input XOR function

The input signals of channels 1 to 3 can be XORed, and then connected to the filter and edge circuit input of channel 1 for input capture or triggering of channel 1.

The TI1Sbit of the ATIM_CR2 register is used to select whether the input of channel 1 comes from the exclusive OR of the input of the three channels

26.4.23 Debug mode

When Cortex-M0 enters the debug mode, the timer can stop or continue to work, and its behavior is defined by the DBG_TIMx_STOP register of the DCU module.

When the timer is stopped during Debug, its output will be disabled (MOE is cleared). According to the register configuration, the output signal at this time can be forced to inactive or controlled by the GPIO module. In DMA-Burst mode, all DMA accesses must point to the DMAR virtual register, and ATIM automatically accumulates the internal offset address according to the access. The DBA register is used to specify the target address of the first DMA transfer inside ATIM, and the DBL is used to specify the burst length.

26.5 Register

Offset	Name	Symbol
ATIM(Base Address:0x4001B000)		
0x00000000	ATIM Control Register1	ATIM_CR1
0x00000004	ATIM Control Register2	ATIM_CR2
0x00000008	ATIM Slave Mode Control Register	ATIM_SMCR
0x0000000C	ATIM DMA and Interrupt Enable Register	ATIM_DIER
0x00000010	ATIM Interrupt Status Register	ATIM_ISR
0x00000014	ATIM Event Generation Register	ATIM_EGR
0x00000018	ATIM Capture/Compare Mode Register1	ATIM_CCMR1
0x0000001C	ATIM Capture/Compare Mode Register2	ATIM_CCMR2
0x00000020	ATIM Capture/Compare Enable Register	ATIM_CCER
0x00000024	ATIM Counter Register	ATIM_CNT
0x00000028	ATIM Prescaler Register	ATIM_PSC
0x0000002C	ATIM Auto-Reload Register	ATIM_ARR
0x00000030	ATIM Repetition Counter Register	ATIM_RCR
0x00000034	ATIM Capture/Compare Register1	ATIM_CCR1
0x00000038	ATIM Capture/Compare Register2	ATIM_CCR2
0x0000003C	ATIM Capture/Compare Register3	ATIM_CCR3
0x00000040	ATIM Capture/Compare Register4	ATIM_CCR4
0x00000044	ATIM Break and Deadtime Register	ATIM_BDTR
0x00000048	ATIM DMA Control Register	ATIM_DCR
0x0000004C	ATIM DMA Access Register	ATIM_DMAR
0x00000060	ATIM Break Control Register	ATIM_BKCR

26.5.1 ATIM Control register 1 (ATIM_CR1)

NAME	ATIM_CR1							
Offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	CKD							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	ARPE	CMS		DIR	OPM	URS	UDIS	CEN
access	R/W-0	R/W-00		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:10	-	RFU: Reserved, read as 0
9:8	CKD	Dead time and digital filter clock frequency divider register (division ratio relative to CK_INT) (Counter clock Divider) 00: $t_{DTS}=t_{CK_INT}$

bit	name	functional description
		01: $t_{DTS}=2*t_{CK_INT}$ 10: $t_{DTS}=4*t_{CK_INT}$ 11: RFU, disable
7	ARPE	Auto-Reload Preload Enable 0: ARR register does not enable preload 1: ARR register enables preload
6:5	CMS	Counter Mode Selection 00: Edge alignment mode 01: Center-aligned mode 1, the output compare interrupt flag is only set when the counter is counting down 10: Center-aligned mode 2, the output compare interrupt flag is only set when the counter is counting up 11: Center-aligned mode 3, the output compare interrupt flag will be set when the counter is counting up and down
4	DIR	counter Direction 0: count up 1: count down Note: When the timer is configured in central counting mode or encoder mode, this register is read-only
3	OPM	One Pulse Mode 0: The counter does not stop when the Update Event occurs 1: The counter stops when the Update Event occurs (automatically clears CEN)
2	URS	Update Request Selection 0: The following events can generate an update interrupt or DMA request -Counter overflow or underflow -Software set bitUG register -The slave controller generates an update 1: Only counter overflow or underflow will generate update interrupt or DMA request
1	UDIS	Update Disable 0: enable the update event; update events are generated when the following events occur -Counter overflow or underflow -Software set bitUG register -The slave controller generates an update 1: The update event is forbidden, and the shadow register is not updated. When the UG sets the bit or the slave controller receives the hardware reset, the counter and prescaler are reinitialized.
0	CEN	Counter Enable 0: The counter is off 1: Counter enable Note: The external trigger mode can automatically set bitCEN

26.5.2 ATIM Control register 2 (ATIM_CR2)

NAME	ATIM_CR2							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16

name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	OIS4	OIS3N	OIS3	OIS2N	OIS2	OIS1N	OIS1
access	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	TI1S	MMS			CCDS	CCUS	-	CCPC
access	R/W-0	R/W-000			R/W-0	R/W-0	U-0	R/W-0

bit	name	functional description
31:15	-	RFU: Reserved, read as 0
14	OIS4	Refer to OIS1
13	OIS3N	Refer to OIS1N
12	OIS3	Refer to OIS1
11	OIS2N	Refer to OIS1N
10	OIS2	Refer to OIS1
9	OIS1N	Output Idle State for OC1N 0: When MOE=0, after dead time, OC1N=0 1: When MOE=0, after dead time, OC1N=1
8	OIS1	Output Idle State for OC1 0: When MOE=0 (if complementary output is enabled, after dead time has passed), OC1=0 1: When MOE=0 (if complementary output is enabled, after dead time has passed), OC1=1
7	TI1S	Timer Input 1 Selection 0: ATIM_CH1 pin is connected to TI1 input 1: ATIM_CH1, CH2, CH3 pins are connected to TI1 input after XOR
6:4	MMS	Master mode selection, used to configure the source of the synchronous trigger signal (TRGO) sent to the slave in the master mode (Master Mode Selection) 000: The UG register of ATIM_EGR is used as TRGO 001: Counter enable signal CNT_EN is used as TRGO, which can be used to start multiple timers at the same time 010: UE (update event) signal is used as TRGO 011: comparison pulse, if the CC1IF flag is about to be set, TRGO outputs a positive pulse 100: OC1REF is used as TRGO 101: OC2REF is used as TRGO 110: OC3REF is used as TRGO 111: OC4REF is used as TRGO Note: The slave timer or ADC must enable the working clock in advance to receive the TRGO sent by the master timer
3	CCDS	Capture/Compare DMA Selection 0: Send a DMA request when a capture/compare event occurs 1: Send DMA request when Update Event occurs
2	CCUS	Capture/Compare Update Selection 0: When the capture/compare control register enables preload (CCPC=1), they are only updated when the bitCOMG register is set 1: When the capture/compare control register enables preload (CCPC=1), they are updated when the bitCOMG register is set or the TRGI rising edge

bit	name	functional description
1	-	RFU: Reserved, read as 0
0	CCPC	Capture/Compare Preload Control enable 0: CcxE, CcxNE, OcxM registers do not enable preload 1: CcxE, CcxNE, OcxM register enable preload Note: This register is only valid on channels with complementary output functions

26.5.3 ATIM Slave mode control register (ATIM_SMCR)

NAME	ATIM_SMCR							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	ETP	ECE	ETPS		ETF			
access	R/W-0	R/W-0	R/W-00		R/W-0000			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	MSM	TS			-	SMS		
access	R/W-0	R/W-000			U-0	R/W-000		

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15	ETP	External Trigger Polarity 0: High level or rising edge valid 1: Low level or falling edge valid
14	ECE	External Clock Enable 0: Turn off external clock mode 2 1: Enable external clock mode 2, the counter clock is the valid edge of ETRF
13:12	ETPS	External Trigger Prescaler The frequency of the external trigger signal ETRP can only be at most 1/4 of the ATIM working clock. When the input signal frequency is high, prescaler can be used. 00: no frequency division 01: divide by 2 10: 4 frequency division 11: 8 frequency division
11:8	ETF	External Trigger Filter 0000: No filtering 0001: $f_{SAMPLING} = f_{CK_INT}$, N=2 0010: $f_{SAMPLING} = f_{CK_INT}$, N=4 0011: $f_{SAMPLING} = f_{CK_INT}$, N=8 0100: $f_{SAMPLING} = f_{DTS/2}$, N=6 0101: $f_{SAMPLING} = f_{DTS/2}$, N=8 0110: $f_{SAMPLING} = f_{DTS/4}$, N=6 0111: $f_{SAMPLING} = f_{DTS/4}$, N=8

bit	name	functional description
		1000: $f_{SAMPLING}=f_{DTS}/8$, N=6 1001: $f_{SAMPLING}=f_{DTS}/8$, N=8 1010: $f_{SAMPLING}=f_{DTS}/16$, N=5 1011: $f_{SAMPLING}=f_{DTS}/16$, N=6 1100: $f_{SAMPLING}=f_{DTS}/16$, N=8 1101: $f_{SAMPLING}=f_{DTS}/32$, N=5 1110: $f_{SAMPLING}=f_{DTS}/32$, N=6 1111: $f_{SAMPLING}=f_{DTS}/32$, N=8
7	MSM	Master Slave Mode 0: No action 1: In trigger mode, the action triggered by TRGI is delayed, so that the current timer and slave timer can be synchronized through TRGO
6:4	TS	Trigger selection, used to select the trigger source of the synchronous counter (Trigger Source) 000: Internal trigger signal (ITR0) 001: Internal trigger signal (ITR1) 010: Internal trigger signal (ITR2) 011: Internal trigger signal (ITR3) 100: TI1 edge detection (TI1F_ED) 101: TI1 after filtering (TI1FP1) 110: TI2 after filtering (TI2FP2) 111: External trigger input (ETRF) Note: The TS register can be rewritten only when the SMS=000 means that the slave mode is disabled.
3	-	RFU: Reserved, read as 0
2:0	SMS	Slave Mode Selection 000: Slave mode is disabled; after CEN is enabled, the prescaler circuit clock source comes from the internal clock 001: Encoder mode 1; the counter uses TI2FP2 edge and counts according to the level of TI1 010: Encoder mode 2; the counter uses TI1FP1 edge and counts according to the level of TI2 011: Encoder mode 3; the counter uses TI1FP1 and TI2FP2 edges at the same time, and counts according to other input signal levels 100: Multiple bit mode; the rising edge of TRGI initializes the counter and triggers the register update 101: Gate mode; when TRGI is high, the counting clock is enabled, when TRGI is low, the counting clock is stopped 110: Trigger mode; TRGI rising edge triggers the counter to start counting (bit counter will not be reset) 111: External clock mode 1; the rising edge of TRGI directly drives the counter

26.5.4 ATIM DMA and interrupt enable register (ATIM_DIER)

NAME	ATIM_DIER								
Offset	0x0000000C								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	-								
access	U-0								
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	

name	-				CC4BURSTEN	CC3BURSTEN	CC2BURSTEN	CC1BURSTEN
access	U-0				R/W-0	R/W-0	R/W-0	R/W-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	TDE	COMDE	CC4DE	CC3DE	CC2DE	CC1DE	UDE
access	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	BIE	TIE	COMIE	CC4IE	CC3IE	CC2IE	CC1IE	UIE
access	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:20	-	RFU: Reserved, read as 0
19	CC4BURSTEN	CC4 Burst Enable 0: Single mode, only access CCR 1: Burst mode, configure access address and length through DCR
18	CC3BURSTEN	CC3 Burst Enable 0: Single mode, only access CCR 1: Burst mode, configure access address and length through DCR
17	CC2BURSTEN	CC2 Burst Enable 0: Single mode, only access CCR 1: Burst mode, configure access address and length through DCR
16	CC1BURSTEN	CC1 Burst Enable 0: Single mode, only access CCR 1: Burst mode, configure access address and length through DCR
15	-	RFU: Reserved, read as 0
14	TDE	Triggered DMA Enable 0: In slave mode, forbid external trigger event to generate DMA request 1: In slave mode, allow external trigger events to generate DMA requests (can be used to automatically update the preload register)
13	COMDE	COM event DMA Enable 0: When a COM event occurs, it is forbidden to generate DMA requests 1: When a COM event occurs, DMA requests are allowed
12	CC4DE	CC4 DMA Enable 0: Disable CC4 DMA request 1: Allow CC4 DMA request
11	CC3DE	CC3 DMA Enable 0: Disable CC3 DMA request 1: Allow CC3 DMA request
10	CC2DE	CC2 DMA Enable 0: Disable CC2 DMA request 1: Allow CC2 DMA request
9	CC1DE	CC1 DMA Enable 0: Disable CC1 DMA request 1: Allow CC1 DMA request
8	UDE	Update Event DMA Enable 0: When Update Event occurs, DMA request is prohibited 1: When Update Event occurs, DMA request is allowed
7	BIE	Break event Interrupt Enable

bit	name	functional description
		0: Disable interruption of brake events 1: Allow interruption of brake events
6	TIE	Trigger event Interrupt Enable 0: Disable trigger event interrupt 1: Allow to trigger event interrupt
5	COMIE	COM event Interrupt Enable 0: Disable COM event interrupt 1: Allow COM event interrupt
4	CC4IE	CC4 Interrupt Enable 0: Disable capture/compare 4 interrupt 1: Allow capture/compare 4 interrupt
3	CC3IE	CC3 Interrupt Enable 0: Disable capture/compare 3 interrupt 1: Allow capture/compare 3 interrupt
2	CC2IE	CC2 Interrupt Enable 0: Disable capture/compare 2 interrupt 1: Enable capture/compare 2 interrupt
1	CC1IE	CC1 Interrupt Enable 0: Disable capture/compare 1 interrupt 1: Enable capture/compare 1 interrupt
0	UIE	Update event Interrupt Enable 0: Disable Update event interrupt 1: Allow Update event interrupt

26.5.5 ATIMS tatus register (ATIM_ISR)

NAME	ATIM_ISR							
Offset	0x00000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-			CC4OF	CC3OF	CC2OF	CC1OF	-
access	U-0			R/W-0	R/W-0	R/W-0	R/W-0	U-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	BIF	TIF	COMIF	CC4IF	CC3IF	CC2IF	CC1IF	UIF
access	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:13	-	RFU: Reserved, read as 0
12	CC4OF	Over-Capture Interrupt Flag for CC4, write 1 to clear Refer toCC1OF
11	CC3OF	Over-Capture Interrupt Flag for CC3, write 1 to clear Refer toCC1OF
10	CC2OF	Over-Capture Interrupt Flag for CC2, write 1 to clear Refer toCC1OF
9	CC1OF	Over-Capture Interrupt Flag for CC1, write 1 to clear) This register is only valid when the corresponding channel is set to input capture mode. The hardware sets the bit, and the

bit	name	functional description
		software writes 1 to clear it. 0: no overcapture event 1: A new capture occurs when the CC1IF flag is 1
8	-	RFU: Reserved, read as 0
7	BIF	Break Interrupt Flag, write 1 to clear
6	TIF	Trigger Interrupt Flag, write 1 to clear
5	COMIF	COM Interrupt Flag, write 1 to clear
4	CC4IF	CC4 Interrupt Flag, write 1 to clear Refer toCC1IF
3	CC3IF	CC3 Interrupt Flag, write 1 to clear Refer toCC3IF
2	CC2IF	CC2 Interrupt Flag, write 1 to clear Refer toCC2IF
1	CC1IF	CC1 Interrupt Flag, write 1 to clear If the CC1 channel is configured as an output: CC1IF is set when the count value is equal to the comparison value, and the software writes 1 to clear it. If the CC1 channel is configured as an input: bit is set when a capture event occurs, the software writes 1 to clear it, or the software reads ATIM_CCR1 to automatically clear it.
0	UIF	Update event Interrupt Flag, write 1 to clear When the following events occur, the UIF bit is set and the shadow register is updated -When the repetition ends and UDIS=0, the counter overflows -In the case of URS=0 and UDIS=0, the software sets the bitUG register to initialize the counter -In the case of URS=0 and UDIS=0, the trigger event initializes the counter

26.5.6 ATIM event generation register (ATIM_EGR)

NAME	ATIM_EGR							
Offset	0x00000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	BG	TG	COMG	CC4G	CC3G	CC2G	CC1G	UG
access	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

bit	name	functional description
31:8	-	RFU: Reserved, read as 0
7	BG	Software brake, software sets this register to generate a brake event, hardware automatically clears (Break Generate)
6	TG	Software trigger, software sets this register to generate a

bit	name	functional description
		trigger event, hardware automatically clears (Trigger Interrupt Flag)
5	COMG	Software COM event, hardware set bit, software write 1 to clear (COMG Generate)
4	CC4G	Capture/compare channel 4 software trigger, Refer toCC1G (CC4 Generate)
3	CC3G	Capture/compare channel 3 software trigger, Refer toCC1G (CC3 Generate)
2	CC2G	Capture/compare channel 2 software trigger, Refer toCC1G (CC2 Generate)
1	CC1G	Capture/Compare Channel 1 Software Trigger (CC1 Generate) If the CC1 channel is configured as an output: CC1IF is set to bit, and the corresponding interrupt and DMA request can be generated when it is enabled If the CC1 channel is configured as an input: the current count value is captured to the ATIM_CCR1 register, CC1IF is set to bit, and the corresponding interrupt and DMA request can be generated when it is enabled
0	UG	Software Update event, software sets this register to generate Update event, hardware automatically clears (User Generate) When the software sets bitUG, it will reinitialize the counter and update the shadow register, and the prescaler counter will be cleared.

26.5.7 ATIM Capture/compare mode register1 (ATIM_CCMR1)

This register is multiplexed into two different functions under output compare and input capture configuration.

NAME	ATIM_CCMR1							
offset	0x00000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	OC2CE	OC2M			OC2PE	OC2FE	CC2S	
access	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-00	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	OC1CE	OC1M			OC1PE	OC1FE	CC1S	
access	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-00	
name	IC1F				IC1PSC			CC1S
access	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-00	

Output compare mode

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15	OC2CE	OC2 Clear Enable, Refer toOC1CE
14:12	OC2M	OC2 Mode, Refer toOC1M
11	OC2PE	OC2 Preload Enable, Refer toOC1PE
10	OC2FE	OC2 Fast Enable, Refer toOC1FE
9:8	CC2S	CC2 Channel Selection 00: CC2 channel is configured as output 01: CC2 channel is configured as input, IC2 is mapped to TI2 10: CC2 channel is configured as input, IC2 is mapped to TI1 11: CC2 channel is configured as input, IC2 is mapped to TRC Note: CC2S can only be written when the channel is closed (CC2E=0)
7	OC1CE	C1 Clear Enable 0: OC1REF is not affected by ETRF 1: OC1REF is automatically cleared when ETRF high level is detected
6:4	OC1M	Output compare 1 mode configuration, this register defines the behavior of the OC1REF signal (OC1 Mode) 000: The comparison result of the output compare register CCR1 and the counter CNT will not affect the output 001: When CCR1=CNT, set OC1REF high 010: When CCR1=CNT, set OC1REF low 011: When CCR1=CNT, flip OC1REF 100: OC1REF is fixed to low (inactive) 101: OC1REF is fixed to high (active) 110: PWM mode 1-When counting up, OC1REF is set high when CNT<CCR1, otherwise it is set low; when counting down, OC1REF is set low when CNT>CCR1, otherwise it is set high 111: PWM mode 2-When counting up, OC1REF is set low when CNT<CCR1, otherwise it is set high; when counting down, OC1REF is set high when CNT>CCR1, otherwise it is set low
3	OC1PE	OC1 Preload Enable 0: CCR1 preload register is invalid, CCR1 can be written directly 1: The CCR1 preload register is valid. The read and write operations for CCR1 are all access to the preload register, and the content of the preload register is transferred to the shadow register when an update event occurs
2	OC1FE	OC1 Fast Enable 0: Turn off the fast enable, the trigger input will not affect the comparison output 1: Turn on fast enable, the trigger input will immediately change OC1REF to the output when the comparison value matches, regardless of the current actual comparison situation (only used in trigger mode) This function is only valid when the current channel is configured in PWM1 or PWM2 mode
1:0	CC1S	CC1 Channel Selection 00: CC1 channel is configured as output 01: CC1 channel is configured as input, IC1 is mapped to TI1 10: CC1 channel is configured as input, IC1 is mapped to TI2 11: CC1 channel is configured as input, IC1 is mapped to TRC

bit	name	functional description
		Note: CC1S can only be written when the channel is closed (CC1E=0)

Input capture mode

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:12	IC2F	IC2 Filter
11:10	IC2PSC	IC2 Prescaler
9:8	CC2S	CC2 Channel Selection 00: CC2 channel is configured as output 01: CC2 channel is configured as input, IC3 is mapped to TI2 10: CC2 channel is configured as input, IC3 is mapped to TI1 11: CC2 channel is configured as input, IC3 is mapped to TRC Note: CC2S can only be written when the channel is closed (CC2E=0)
7:4	IC1F	IC1 Filter This register defines the sampling frequency and filter length of TI1 0000: No filtering, sampling using f_{DTS} 0001: $f_{SAMPLING} = f_{CK_INT}$, N=2 0010: $f_{SAMPLING} = f_{CK_INT}$, N=4 0011: $f_{SAMPLING} = f_{CK_INT}$, N=8 0100: $f_{SAMPLING} = f_{DTS}/2$, N=6 0101: $f_{SAMPLING} = f_{DTS}/2$, N=8 0110: $f_{SAMPLING} = f_{DTS}/4$, N=6 0111: $f_{SAMPLING} = f_{DTS}/4$, N=8 1000: $f_{SAMPLING} = f_{DTS}/8$, N=6 1001: $f_{SAMPLING} = f_{DTS}/8$, N=8 1010: $f_{SAMPLING} = f_{DTS}/16$, N=5 1011: $f_{SAMPLING} = f_{DTS}/16$, N=6 1100: $f_{SAMPLING} = f_{DTS}/16$, N=8 1101: $f_{SAMPLING} = f_{DTS}/32$, N=5 1110: $f_{SAMPLING} = f_{DTS}/32$, N=6 1111: $f_{SAMPLING} = f_{DTS}/32$, N=8
3:2	IC1PSC	IC1 Prescaler 00: no frequency division 01: Capture once every 2 event inputs 10: A capture is generated every 4 event inputs 11: A capture is generated every 8 event inputs IC1PSC register is reset when CC1E=0
1:0	CC1S	CC1 Channel Selection 00: CC1 channel is configured as output 01: CC1 channel is configured as input, IC1 is mapped to TI1 10: CC1 channel is configured as input, IC1 is mapped to TI2 11: CC1 channel is configured as input, IC1 is mapped to TRC Note: CC1S can only be written when the channel is closed (CC1E=0)

26.5.8 ATIM Capture/compare mode register2 (ATIM_CCMR2)

This register is multiplexed into two different functions under output compare and input capture configuration.

NAME	ATIM_CCMR2							
Offset	0x0000001C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	OC4CE	OC4M			OC4PE	OC4FE	CC4S	
	IC4F				IC4PSC		CC4S	
access	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-00	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	OC3CE	OC3M			OC3PE	OC3FE	CC3S	
	IC3F				IC3PSC		CC3S	
access	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-00	

Output compare mode

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15	OC4CE	OC4 Clear Enable, Refer to OC1CE
14:12	OC4M	OC4 Mode, Refer to OC1M
11	OC4PE	OC4 Preload Enable, Refer to OC1PE
10	OC4FE	OC4 Fast Enable, Refer to OC1FE
9:8	CC4S	CC4 Channel Selection 00: CC4 channel is configured as output 01: CC4 channel is configured as input, IC4 is mapped to TI4 10: CC4 channel is configured as input, IC4 is mapped to TI3 11: CC4 channel is configured as input, IC4 is mapped to TRC Note: CC4S can only be written when the channel is closed (CC4E=0)
7	OC3CE	OC3 Clear Enable 0: OC1REF is not affected by ETRF 1: OC1REF is automatically cleared when ETRF high level is detected
6:4	OC3M	Output compare 3 mode configuration, this register defines the behavior of the OC3REF signal (OC3 Mode) 000: The comparison result of the output compare register CCR3 and the counter CNT will not affect the output 001: When CCR3=CNT, set OC1REF high 010: When CCR3=CNT, set OC1REF low 011: When CCR3=CNT, flip OC1REF 100: OC3REF is fixed to low (inactive) 101: OC3REF is fixed to high (active) 110: PWM mode 1-when counting up, OC3REF is set high when CNT<CCR3, otherwise it is set low; when counting down, OC3REF is set low when CNT>CCR3, otherwise it is set high 111: PWM mode 2-When counting up, OC3REF is set low

bit	name	functional description
		when CNT<CCR3, otherwise it is set high; when counting down, OC3REF is set high when CNT>CCR3, otherwise it is set low
3	OC3PE	OC3 Preload Enable 0: CCR3 preload register is invalid, CCR3 can be written directly 1: The CCR3 preload register is valid. The read and write operations for CCR3 all access the preload register, and the content of the preload register is transferred to the shadow register when the update event occurs
2	OC3FE	OC3 Fast Enable 0: Turn off the fast enable, the trigger input will not affect the comparison output 1: Turn on fast enable, the trigger input will immediately change OC3REF to the output when the comparison value matches, regardless of the current actual comparison situation This function is only valid when the current channel is configured in PWM1 or PWM2 mode
1:0	CC3S	CC4 Channel Selection 00: CC3 channel is configured as output 01: CC3 channel is configured as input, IC1 is mapped to TI3 10: CC3 channel is configured as input, IC1 is mapped to TI4 11: CC3 channel is configured as input, IC1 is mapped to TRC Note: CC3S can only be written when the channel is closed (CC3E=0)

Input capture mode

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:12	IC4F	IC4 Filter
11:10	IC4PSC	IC4 Prescaler
9:8	CC4S	CC4 channel Selection 00: CC4 channel is configured as output 01: CC4 channel is configured as input, IC4 is mapped to TI4 10: CC4 channel is configured as input, IC4 is mapped to TI3 11: CC4 channel is configured as input, IC4 is mapped to TRC Note: CC4S can only be written when the channel is closed (CC4E=0)
7:4	IC3F	IC3 Filter This register defines the sampling frequency and filter length of TI3 0000: No filtering, sampling using f_{DTS} 0001: $f_{SAMPLING} = f_{CK_INT}$, N=2 0010: $f_{SAMPLING} = f_{CK_INT}$, N=4 0011: $f_{SAMPLING} = f_{CK_INT}$, N=8 0100: $f_{SAMPLING} = f_{DTS}/2$, N=6 0101: $f_{SAMPLING} = f_{DTS}/2$, N=8 0110: $f_{SAMPLING} = f_{DTS}/4$, N=6 0111: $f_{SAMPLING} = f_{DTS}/4$, N=8 1000: $f_{SAMPLING} = f_{DTS}/8$, N=6 1001: $f_{SAMPLING} = f_{DTS}/8$, N=8 1010: $f_{SAMPLING} = f_{DTS}/16$, N=5 1011: $f_{SAMPLING} = f_{DTS}/16$, N=6

bit	name	functional description
		1100: $f_{SAMPLING}=f_{DTS}/16$, N=8 1101: $f_{SAMPLING}=f_{DTS}/32$, N=5 1110: $f_{SAMPLING}=f_{DTS}/32$, N=6 1111: $f_{SAMPLING}=f_{DTS}/32$, N=8
3:2	IC3PSC	IC3 Prescaler 00: no frequency division 01: Capture once every 2 event inputs 10: A capture is generated every 4 event inputs 11: A capture is generated every 8 event inputs IC1PSC register is reset when CC1E=0
1:0	CC3S	CC3 channel Selection 00: CC3 channel is configured as output 01: CC3 channel is configured as input, IC1 is mapped to TI3 10: CC3 channel is configured as input, IC1 is mapped to TI4 11: CC3 channel is configured as input, IC1 is mapped to TRC Note: CC1S can only be written when the channel is closed (CC1E=0)

26.5.9 ATIM Capture/compare enable register (ATIM_CCER)

NAME	ATIM_CCER							
Offset	0x00000020							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-		CC4P	CC4E	CC3NP	CC3NE	CC3P	CC3E
access	U-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	CC2NP	CC2NE	CC2P	CC2E	CC1NP	CC1NE	CC1P	CC1E
access	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:14	-	RFU: Reserved, read as 0
13	CC4P	CC4 Polarity, Refer toCC1P
12	CC4E	CC4 Enable, Refer toCC1E
11	CC3NP	CC3N Polarity, Refer toCC1NP
10	CC3NE	CC3N Enable, Refer toCC1NE
9	CC3P	CC3 Polarity, Refer toCC1P
8	CC3E	CC3 Enable, Refer toCC1E
7	CC2NP	CC2N Polarity, Refer toCC1NP
6	CC2NE	CC2N Enable, Refer toCC1NE
5	CC2P	CC2 Polarity, Refer toCC1P
4	CC2E	CC2 Enable, Refer toCC1E
3	CC1NP	CC1N Polarity (CC1N Polarity) 0: OC1N high level is active

bit	name	functional description
		1: OC1N low level is active
2	CC1NE	CC1N Enable (CC1N Enable) 0: OC1N is invalid, OC1N level is determined by MOE, OSS1, OSSR, OIS1, OIS1N, CC1E registers
1	CC1P	CC1 Polarity When CC1 channel is configured as output 0: OC1 high level active 1: OC1 low level active When CC1 channel is configured as input 0: Non-inverted mode-capture is performed on the rising edge of IC1 1: Inversion mode-capture is performed on the falling edge of IC1
0	CC1E	CC1 Enable When CC1 channel is configured as output 0: OC1 is not active 1: OC1 active When CC1 channel is configured as input 0: Turn off the capture function 1: Enable the capture function

26.5.10 ATIM Counter register (ATIM_CNT)

NAME	ATIM_CNT							
Offset	0x00000024							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	CNT[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	CNT[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	CNT	Counter

26.5.11 ATIM Prescaler register (ATIM_PSC)

NAME	ATIM_PSC							
Offset	0x00000028							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16

name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	PSC[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	PSC[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	PSC	Counter clock (CK_CNT) prescaler value (Prescaler) $f_{CK_CNT} = f_{CK_PSC}/(PSC[15:0]+1)$ This is a preload register, and its content is loaded into the shadow register when the update event occurs

26.5.12 ATIM Auto-reload register (ATIM_ARR)

NAME	ATIM_ARR							
offset	0x0000002C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	ARR[15:8]							
access	R/W-1111 1111							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	ARR[7:0]							
access	R/W-1111 1111							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	ARR	Auto-Reload Register This is a preload register, and its content is loaded into the shadow register when the update event occurs

26.5.13 ATIM Repeat count register (ATIM_RCR)

NAME	ATIM_RCR							
Offset	0x00000030							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							

bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name					-			
access					U-0			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name					REP[7:0]			
access					R/W-0000 0000			

bit	name	functional description
31:8	-	RFU: Reserved, read as 0
7:0	REP	Repetition When REP is not 0, REP is decremented every time the update condition occurs, and the update event is triggered when REP=0

26.5.14 ATIM Capture/compare register1 (ATIM_CCR1)

NAME	ATIM_CCR1							
Offset	0x00000034							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name					-			
access					U-0			
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name					-			
access					U-0			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name					CCR1[15:8]			
access					R/W-0000 0000			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name					CCR1[7:0]			
access					R/W-0000 0000			

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	CCR1	Capture/Compare channel 1 Register If channel 1 is configured as output: This is a preload register whose content is loaded into the shadow register and used to compare with the counter to generate OC1 output If channel 1 is configured as input: CCR1 saves the counter value when the most recent input capture event occurred, at this time CCR1 is read-only

26.5.15 ATIM Capture/compare register2 (ATIM_CCR2)

NAME	ATIM_CCR2							
Offset	0x00000038							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name					-			
access					U-0			

bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access					U-0			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name				CCR2[15:8]				
access				R/W-0000 0000				
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name				CCR2[7:0]				
access				R/W-0000 0000				

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	CCR2	<p>Capture/Compare channel 2 Register</p> <p>If channel 2 is configured as output: This is a preload register whose content is loaded into the shadow register and used to compare with the counter to generate OC2 output</p> <p>If channel 2 is configured as input: CCR2 saves the counter value when the most recent input capture event occurred. At this time, CCR2 is read-only</p>

26.5.16 ATIM Capture/compare register3 (ATIM_CCR3)

NAME	ATIM_CCR3							
Offset	0x00000003C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access				U-0				
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access				U-0				
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name				CCR3[15:8]				
access				R/W-0000 0000				
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name				CCR3[7:0]				
access				R/W-0000 0000				

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	CCR3	<p>Capture/Compare channel 3 Register</p> <p>If channel 3 is configured as output: This is a preload register whose content is loaded into the shadow register and used to compare with the counter to generate OC3 output</p> <p>If channel 3 is configured as input: CCR3 saves the counter value when the most recent input capture event occurred. At this time, CCR3 is read-only</p>

26.5.17 ATIM Capture/compare register4 (ATIM_CCR4)

NAME	ATIM_CCR4							
Offset	0x00000040							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	CCR4[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	CCR4[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	CCR4	<p>Capture/Compare channel 4 Register</p> <p>If channel 4 is configured as output: This is a preload register whose content is loaded into the shadow register and used to compare with the counter to generate OC4 output</p> <p>If channel 4 is configured as input: CCR4 saves the counter value when the most recent input capture event occurred. At this time, CCR4 is read-only</p>

26.5.18 ATIM Brake and dead zone control register (ATIM_BDTR)

NAME	ATIM_BDTR							
Offset	0x00000044							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	MOE	AOE	BKP	BKE	OSSR	OSSI	LOCK	
access	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-00	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DTG							
access	R/W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15	MOE	<p>Master Output Enable</p> <p>This register controls the output enable of all channels, and the independent output enable of each channel also needs to be</p>

bit	name	functional description
		controlled by CcxE and CcxNE. The MOE bit is set by software, or the bit is automatically set by hardware trigger when AOE=1. When the brake input is valid, MOE is asynchronously cleared by hardware. 0: Turn off OC and OCN output, the specific IO output status is determined by OSSI 1: Enable OC and OCN output (still need the CcxE and CcxNE status of each channel to determine whether to output)
14	AOE	Automatic Output Enable 0: MOE can only be set by software 1: MOE can be set by software or automatically set by the update event
13	BKP	Break Polarity 0: The brake input is active low 1: The brake input is active at high level
12	BKE	Break Enable 0: prohibit brake input 1: Allow brake input
11	OSSR	Off-State Select in Run mode Only when MOE=1, it is valid for the channel with complementary output enabled. 0: When the output channel is not enabled, OC and OCN do not drive GPIO 1: When the output channel is not enabled, OC and OCN drive GPIO to be in an invalid state
10	OSSI	Off-State Select in IDLE mode It is valid for the output channel only when MOE=0. 0: When the output channel is not enabled, OC and OCN do not drive GPIO 1: When the output channel is not enabled, OC and OCN drive the idle state first, and start the invalid state after the dead time expires
9:8	LOCK	Register write LOCK 00: No write protection 01: Protection level 1-DTG, OISx, OISxN, BKE, BKP, AOE cannot be overwritten 10: Protection level 2-On the basis of level 1, CCxP, CCxNP, OSSR, OSSI cannot be rewritten 11: Protection level 3-On the basis of level 2, OcxM, OcxPE cannot be rewritten when the corresponding channel is configured as an output Note: The LOCK register cannot be rewritten after being written to a value other than 00. The write-protected register can only be rewritten after the ATIM module is reset.
7:0	DTG	Dead time insertion, used to configure the dead time length of complementary output insertion (Dead Time Generation) 000/001/010/011: DT=DTG[7:0] * t _{DTs} 100/101: DT=(64+DTG[5:0]) * 2 * t _{DTs} 110: DT=(32+DTG[4:0]) * 8 * t _{DTs} 111: DT=(32+DTG[4:0]) * 16 * t _{DTs}

26.5.19 ATIM DMA Control register (ATIM_DCR)

NAME	ATIM_DCR							
Offset	0x000000048							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DBL							
access	R/W-0 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DBA							
access	R/W-0 0000							

bit	name	functional description
31:13	-	RFU: Reserved, read as 0
12:8	DBL	DMA Burst Length Reading and writing to the ATIM_DMAR register will trigger the burst DMA operation, the burst length is 1~18 00000: length=1 00001: length=2 00010: length=3 00011: length=4 00100: length=5 00101: length=6 00110: length=7 00111: length=8 01000: length=9 01001: length=10 01010: length=11 01011: length=12 01100: length=13 01101: length=14 01110: length=15 01111: length=16 10000: length=17 10001: length=18 Other: invalid value, write prohibited
7:5	-	RFU: Reserved, read as 0
4:0	DBA	DMA Burst Address 00000: ATIM_CR1 00001: ATIM_CR2 00010: ATIM_SMCR Note: When DBA+DBL exceeds the address range of the ATIM register, the actual burst will automatically stop after being transferred to the highest register address of the ATIM, that is, the burst length will be shortened.

26.5.20 ATIM DMA access register (ATIM_DMAR)

NAME	ATIM_DMAR							
Offset	0x0000004C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	DMAR[31:24]							
access	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	DMAR[23:16]							
access	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DMAR[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DMAR[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:0	DMAR	DMA burst access Register When using DMA burst transfer, set the DMA channel peripheral address to ATIM_DMAR, ATIM will generate multiple DMA requests according to the value of DBL

26.5.21 ATIM Brake input control register (ATIM_BKCR)

NAME	ATIM_BKCR							
Offset	0x00000060							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	BRKF				BRKCO_MB	HFDET_BRKEN	SVD_BR_KEN	COMP_BRKEN
access	R/W-0000				R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:10	-	RFU, Reserved, read as 0
9	BRK2GATE	ATIM_BRK2 pin input gate control signal (Break 2 Gate) 0: Gate the input of ATIM_BRK2 to 0 1: Not gated
8	BRK1GATE	ATIM_BRK1 pin input gate control signal (Break 1 Gate) 0: Gate the input of ATIM_BRK1 to 0 1: Not gated

bit	name	functional description
7:4	BRKF	Filter clock and length selection of brake signal (Break Filter) 0000: No filtering 0001: $f_{SAMPLING}=f_{CK_INT}$, N=2 0010: $f_{SAMPLING}=f_{CK_INT}$, N=4 0011: $f_{SAMPLING}=f_{CK_INT}$, N=8 0100: $f_{SAMPLING}=f_{DTS/2}$, N=6 0101: $f_{SAMPLING}=f_{DTS/2}$, N=8 0110: $f_{SAMPLING}=f_{DTS/4}$, N=6 0111: $f_{SAMPLING}=f_{DTS/4}$, N=8 1000: $f_{SAMPLING}=f_{DTS/8}$, N=6 1001: $f_{SAMPLING}=f_{DTS/8}$, N=8 1010: $f_{SAMPLING}=f_{DTS/16}$, N=5 1011: $f_{SAMPLING}=f_{DTS/16}$, N=6 1100: $f_{SAMPLING}=f_{DTS/16}$, N=8 1101: $f_{SAMPLING}=f_{DTS/32}$, N=5 1110: $f_{SAMPLING}=f_{DTS/32}$, N=6 1111: $f_{SAMPLING}=f_{DTS/32}$, N=8
3	BRKCOMB	Break Combination 0: Two brake signals phase OR 1: The two brake signals are in phase and
2	HFDET_BRKEN	HFDET Break Enable 0: Disable HFDET brake signal 1: Enable HFDET brake signal
1	SVD_BRKEN	SVD Break Enable 0: Prohibit SVD brake signal 1: Enable SVD brake signal
0	COMP_BRKEN	Comparator Break Enable 0: Prohibit the brake signal of the comparator 1: Enable comparator brake signal

27 General timer array (GPTIM)

27.1 Introduction

The FM33LC0xx contains two advanced timer.

The advanced timer includes a 16bit automatic overload counter and a programmable prescaler.

Advanced timers can support a variety of applications, including capture, output comparison, PWM.

27.2 Main characteristics

- 16bit up, down, two-way counting automatic reload counter
- 16bit programmable prescaler, support real-time adjustment of counting clock frequency division
- Flexible counting clock source selection, use part of the clock to run in sleep mode
- 4 independent channels can be used for input capture, output comparison, PWM (edge or center aligned mode), single pulse output
- Support cascading with other timers
- Support to generate interrupts when the following events occur
 - Counter overflow, counter initialization (software or hardware trigger)
 - Trigger event (counter start, stop, initialization, internal and external trigger)
 - Input capture
 - Output comparison

27.3 Block diagram




Figure 27-1 GPTIM Block Diagram

27.4 Function description

27.4.1 Timing unit

The timing unit of the advanced timer consists of a 16-bit counter and auto-reload register. The counter can count up, down or bidirectionally. The count clock can be obtained after dividing the APBCLK by a 16-bit prescaler.

The counter, auto-reload register and prescaler register can all be rewritten or read by software, even when the counter is running.

The timing unit contains the following registers:

- Counter (GPTIM_CNT)
- Prescaler register (GPTIM_PSC)
- Automatic reload register (GPTIM_ARR)
- Repeat count register (GPTIM_RCR)

ARR includes a preload function, which is controlled by the ARPE (Auto Reload Preload Enable) register. When ARPE=0, the ARR register is written, and the written data will be directly transferred to the shadow register; when ARPE=1, the data written to the ARR register occurs in the update event (GPTIM_CNT overflow or underflow). When transfer to the shadow register. Software can also actively trigger ARR update (UEV) through register operations.

The GPTIM_CNT working clock is driven by the frequency division clock generated by GPTIM_PSC. The CNT only starts counting when the counter enable register (CEN) is set. When CNT=ARR, this round of counting ends, and an update event is sent.

GPTIM_PSC is a synchronous prescaler that can divide APBCLK from 1 to 65536. The PSC register is also cached. Rewriting the PSC does not actually rewrite the shadow register. Only when a new update event comes will it be updated from the PSC to the shadow register. Therefore, during the CNT counting process, the software can rewrite the PSC in real time, and the new prescaler ratio will be adopted when the next update event occurs.




Figure 27-2 Waveform of prescaling from 1 to 2




Figure 27-3 Waveform of prescaling from 1 to 4

27.4.2 Timer operating mode

The timer supports up-counting, down-counting and center-counting modes.

Count up

In this mode, the counter starts counting from 0 after being enabled, until $CNT=ARR$, an overflow event is generated, and then starts counting from 0 again.

If the repeat counting function is enabled, the counter repeats the above process several times ($RCR+1$) according to the definition of RCR before an overflow event will be generated.

The software can directly trigger the update event by setting the UG register, and the CNT and prescaler counter are automatically cleared at this time. Whether the setting of the UG register triggers the UIF (Update Interrupt Flag) interrupt flag setting is determined by the setting of the URS register.

The update event can be disabled by setting the UDIS register, which can avoid updating the value in the preload register to the working register.

When an update event occurs, the following registers are updated and UIF is set:

- The RCR shadow register is updated to the contents of ATIM_RCR
- The ARR shadow register is updated to ATIM_ARR content
- PSC shadow register is updated to ATIM_PSC content




Figure 27-4 Upward counting waveform, internal clock not divided




Figure 27-5 Upward counting waveform, internal clock divided-by-2




Figure 27-6 Update event when ARPE=0 (ARR is not preloaded)




Figure 27-7 Update event when ARPE=1 (ARR preload)

Count down

In the down-counting mode, the counter starts to decrement from the ARR value, and when it reaches 0, an underflow event is generated, and the counter starts counting from ARR again.

If the repeat counting function is enabled, the counter repeats the above process several times ($RCR+1$) according to the definition of RCR before an overflow event will be generated.

The software can directly trigger the update event by setting the UG register, and the CNT and prescaler counter are automatically cleared at this time. Whether the setting of the UG register triggers the UIF (Update Interrupt Flag) interrupt flag setting is determined by the setting of the URS register.

The update event can be disabled by setting the UDIS register, which can avoid updating the value in the preload register to the working register.

When an update event occurs, the following registers are updated and UIF is set:

- The RCR shadow register is updated to the contents of ATIM_RCR
- The ARR shadow register is updated to ATIM_ARR content
- PSC shadow register is updated to ATIM_PSC content




Figure 27-8 Downward counting waveform, internal clock not divided




Figure 27-9 Downward counting waveform, internal clock divided-by-2




Figure 27-10 Downward counting waveform, internal clock divided-by-2




Figure 27-11 Downward counting, update event when repeat count is not used

Center alignment count

In the center-aligned mode, the counter starts counting up from 0 until ARR-1 generates an overflow event, and then counts down from ARR to 1, generating an underflow event, and then restarts counting up from 0.

The CMS[1:0] register is used to enable the center-aligned mode and select the output comparison mode in the center-aligned mode. When CMS!=00, it is center-aligned counting. When CMS=01, the output comparison function is only valid when counting down. When CMS=10, the output comparison function is only valid when counting up. When CMS=11, The output comparison function is valid when counting up and down.

In center-aligned mode, the DIR register cannot be rewritten by software, but is automatically updated by the hardware as the counting direction changes, indicating the current counting direction.

The counter will update the shadow registers of ARR, PSC and RCR on overflow and underflow events.




Figure 27-12 Timing diagram of center aligned counter, ATIM_PCS=0, ATIM_ARR=0x6




Figure 27-13 Counter timing diagram, update event when ARPE=1 (counter underflow)




Figure 27-14 Counter timing diagram, update event when ARPE=1 (counter overflow)

27.4.3 Counter operating clock

The counter can use the following clock to work:

- APBCLK-internal clock mode
- External pin input clock (Tix)-external clock mode 1
- External pin trigger input (ETR)-external clock mode 2
- Internal trigger (ITRx)-use a timer's trigger output (TGO) as the counting clock




Figure 27-15 ATIM clock source block diagram

27.4.3.1 Internal clock mode

In internal clock mode, slave mode is prohibited (SMS=000), and register bits such as CEN, DIR, UG, etc. are all under software control

After the software operates the UG register, after the update signal is synchronized by CLK_PSC, the counter value will be reinitialized.




Figure 27-16 Internal clock source mode with clock division factor of 1

27.4.3.2 External clock mode1

In this mode, the external pin input signal is directly used as the counting clock, and SMS=111 is configured, and the counting edge can be configured as a rising or falling edge.




Figure 27-17 TI2 external clock connection example

The external input signal will go through the synchronization process of the internal clock before triggering the counter to count. At the same time, the valid edge of the input signal will trigger the TIF mark.




Figure 27-18 Timing in external clock mode 1

When using an external clock to count, still need to enable GPTIM's internal clock (APBCLK), because GPTIM uses APB_CLK to synchronize and filter the external input clock. In external clock mode 1, the external input clock is filtered and edge selected first to obtain a valid counting edge, which is input to the prescaler module as a valid working clock (CLK_PSC).

The external clock synchronization uses a simple 2-level flip-flop structure. Therefore, in order to avoid metastability, the external input clock width is required to be at least two APB_CLK cycles.

In this mode, only the inputs of channels 1 and 2 can be used as clock inputs, and the required configuration is as follows:

- In the GPIO module, configure the corresponding pin as GPTIM_CH2 function
- Turn off the channel enable and configure GPTIM_CCER.CC2E=0 to ensure that the channel configuration is successful afterwards
- Select the input channel, configure GPTIM_CCMR1.CC2S=01, IC2 is mapped to TI2
- Select the count valid edge, configure GPTIM_CCER.CC2P=0, select the up or down edge
- Configure the input filter time, configure GPTIM_CCMR1.IC2F[3:0] (IC2F=0000, no input filter)
- Enable external clock mode 1, configure GPTIM_SMCR.SMCR=111
- Select the trigger input source, configure GPTIM_SMCR.TS=110, select TI2 as the trigger input source
- Turn on the channel enable, configure GPTIM_CCER.CC2E=1
- Enable the counter, configure GPTIM_CR1.CEN=1

The following figure is an example of a typical external clock counting mode 1:




Figure 27-19 Timing in external clock mode 1

27.4.3.3 External clock mode 2

In this mode, the rising or falling edge of the input signal at the GPTIM_ETR pin is used for counting (double edges are not supported).




Figure 27-20 External trigger input block diagram

The figure below uses the rising edge of the ETR divided by two to count. The actual counting time is delayed from the rising edge of the ETR input due to the synchronization process of the internal clock.




Figure 27-21 Timing 1 in external clock mode 2

The main difference with external clock mode 1 is that the ETR input is directly divided by frequency and then filtered to generate the CK_PSC clock, which means that it can support the application scenarios where the ETR input frequency is higher than APB_CLK. In this case, you need to input the ETR first Carry out prescaler, and then use it to drive the counter.

The configuration required for this mode is as follows:

- In the GPIO module, configure the corresponding pin for the GPTIM_ETR function
- Set ETP for edge selection, GPTIM_SMCR.ETP=0
- Set the ETR division ratio, configure GPTIM_SMCR.ETPS[1:0]=01
- Configure the input filter time, GPTIM_SMCR.ETF[3:0]=0000
- Set the ECE register, enable external clock mode 2, GPTIM_SMCR.ECE=1, GPTIM_SMCR.SMS=000
- Enable the counter, configure GPTIM_CR1.CEN=1

The following figure is an example of a typical external clock mode 2:




Figure 27-22 Timing 2 in external clock mode 2

When using external clock mode 2, GPTIM can still be configured as slave mode: for example, use the ETR input to count, and at the same time use the TRGO of another Timer as the trigger signal, when the trigger event arrives, the reset counter restarts counting.

27.4.3.4 Internal trigger mode

Each GPTIM supports 4 ITR inputs, which can be used for counting trigger or internal signal capture. When ITR is selected as the count trigger signal, the GPTIM counter will count during the high level period of each ITR signal, or be triggered by the rising edge of the ITR signal. Timer cascade can be realized through internal trigger mode.

Configure TIMx as master mode and periodically output TRGO pulse signals. Configure TIMy as Slave mode and set the TRGO of TIMx to ITR; when the TIMx.TRGO pulse arrives, TIMy counts once.

The timer cascade based on the internal trigger mode has the following requirements:

- TRGO signal is designed as APBCLK single cycle pulse
- Both TIMx and TIMy work in the APBCLK clock domain
- TRGO is a synchronization pulse for the receiver
- Both Master and Slave working clocks must be enabled

In addition to other timer outputs, the trigger signal that can be used in the internal trigger mode can also be ADC_EOC or comparator mode output.

27.4.4 Capture of internal trigger signal (ITRx)

GPTIM supports 4 ITR inputs, which can be used for counting trigger or internal signal capture. When used for internal signal capture, TS needs to be configured as 000~011 to select ITR0~ITR3, and CCxS is configured as 11, that is, TRC is selected as the capture signal.

Each ITR input supports 4 internal signal extensions, which are configured by the ITRxSEL register. Refer to the following table for input signal source:

GPTIM0			Function
ITR0SEL	00	ATIM_TRGO	Count trigger
	01	UART0_RX	Width snap
	10	UART1_RX	Width snap
	11	UART4_RX	Width snap
ITR1SEL	00	GPTIM1_TRGO	Count trigger
	01	XTHF	Cycle capture
	10	RCHF	Cycle capture
	11	LPUART0_RX	Cycle capture
ITR2SEL	00	BSTIM_TRGO	Count trigger
	01	LPUART1_RX	Width snap
	10	LPOSC	Cycle capture
	11	XTLF	Cycle capture
ITR3SEL	00	COMP1_TRGO	Count trigger
	01	RCMF	Cycle capture
	10	COMP2_TRGO	Count trigger
	11	LPT32_TRGO	Count trigger
GPTIM1			Function
ITR0SEL	00	ATIM_TRGO	Count trigger
	01	UART0_RX	Width snap
	10	UART1_RX	Width snap
	11	UART4_RX	Width snap
ITR1SEL	00	GPTIM0_TRGO	Count trigger
	01	XTHF	Cycle capture
	10	RCHF	Cycle capture
	11	ADC_EOC_TRGO	Count trigger
ITR2SEL	00	BSTIM_TRGO	Count trigger
	01	LSCLK	Cycle capture
	10	LPOSC	Cycle capture
	11	XTLF	Cycle capture
ITR3SEL	00	COMP1_TRGO	Count trigger
	01	RCMF	Cycle capture
	10	COMP2_TRGO	Count trigger
	11	LPT32_TRGO	Count trigger

Table 27-1 Internal trigger signal table

The software should ensure that the correct signal is selected for the correct function, and the wrong configuration will lead to completely wrong results. For example, if ATIM_TRGO is used for width capture, the result is meaningless.

27.4.5 Capture/Compare channel

GPTIM contains 4 capture/compare channels, and each channel consists of a capture compare register (CCR) (including shadow registers), a capture input stage, and a compare output stage.

The input stage circuit will sample the Tix input and generate a filtered signal TixF, and then edge detection and polarity selection will generate the corresponding TixFPx signal. This signal can be used as a counting trigger or a signal to be captured, and is prescaled before being captured.




Figure 27-23 Capture/compare channel (channel 1 input part)

The output stage circuit will generate an output reference signal OCxREF, which is fixed to high level and effective as the reference input of the final output circuit. The GPTIM output channel does not support complementary output.




Figure 27-24 Main circuit of capture/compare channel 1




Figure 27-25 Output section of capture/compare channel

The capture/compare register (CCR) contains the preload register and the shadow register, and software reads and writes always access the preload register. In the capture mode, the captured value is saved in the shadow register and copied to the preload register. In the compare mode, the value of the preload register is copied to the shadow register for comparison with the counter.

27.4.6 Input capture mode

When the expected level change occurs on the Icx signal, a capture will be triggered, and the current counter value will be latched into the CCR. At the same time, the CcxIF interrupt flag is set, and the corresponding interrupt or DMA request can be triggered. If a capture event occurs when CcxIF is high, the capture data conflict flag (CcxOF, Over-Capture) is set to bit (the last captured value in CCR is overwritten). CcxIF can be cleared by software or automatically cleared by reading the CCR register. The CcxOF flag is cleared by writing 1 in software.

Through the cooperation of two or more channels, the input capture of the PWM signal can be realized. For example, if you want to calculate the period and duty ratio of an input signal, you can input this signal from the TI1 pin, and the chip will take the rising edge of the filtered signal to get TI1FP1, take the falling edge of the filtered signal to get TI1FP2, and input TI1FP1 To capture channel 1, input TI1FP2 to capture channel 2, then channel 1 captures the rising edge of the input signal, while channel 2 captures the falling edge of the input signal; after the capture interrupt occurs periodically, the software passes the value of the CCR1 and CCR2 registers, The period and duty cycle of the input signal can be calculated.

To achieve the capture of the counter value to the GPTIM_CCR1 register at the rising edge of TI1 input, the configuration steps are as follows:

- In the GPIO module, configure the corresponding pin for the GPTIM_CH1 function
- Turn off the channel enable and configure GPTIM_CCER.CC1E=0 to ensure that the channel configuration is successful afterwards

- Select the input channel, configure GPTIM_CCMR1.CC1S=01, IC1 is mapped to TI1
- Select the count valid edge, configure GPTIM_CCER.CC1P, select the up or down edge
- Configure the input filter time, configure GPTIM_CCMR1.IC1F[3:0]
- Configure the input prescaler, configure GPTIM_CCMR1.IC1PS[1:0]
- Turn on the channel enable, configure GPTIM_CCER.CC1E=1




Figure 27-26 PWM input capture mode timing

If you want to realize the PWM input capture function, you need to make the following settings:

- In the GPIO module, configure the corresponding pin for the GPTIM_CH1 function
- Turn off the channel enable, configure GPTIM_CCER.CC1E=0, GPTIM_CCER.CC2E=0 to ensure that the channel configuration is successful afterwards
- Select the input channel, the two channels IC1, IC2 are mapped to the same TI1 input port, configure GPTIM_CCMR1.CC1S=01, GPTIM_CCMR1.CC2S=10
- Select the counting valid edge, the two channels IC1, IC2 valid edge polarity is opposite, configure GPTIM_CCER.CC1P=0, GPTIM_CCER.CC2P=1
- Configure the input filter time, configure GPTIM_CCMR1.IC1F[3:0], GPTIM_CCMR1.IC2F[3:0]
- Configure the input prescaler, configure GPTIM_CCMR1.IC1PS[1:0], GPTIM_CCMR1.IC2PS[1:0]
- Select the trigger input signal, configure GPTIM_SMCR.TS[2:0]=101
- Set the slave mode controller to multiple bit mode, configure GPTIM_SMCR.SMS[2:0]=100
- Turn on the channel enable, configure GPTIM_CCER.CC1E=1, GPTIM_CCER.CC2E=1

27.4.7 Software Force output

In the comparison output mode, the software can directly set the OCxREF force to a specific level, independent of the comparison result of the CCR and the counter.

The software can directly force OCxREF to be valid by writing OcxM=101 register (OCxREF is

fixed to high and effective), and by writing OCxM=100, OCxREF can be directly forced to be invalid (low level). However, the software force operation will not cancel the comparison process, and the comparison between CCR and counter will continue.

27.4.8 Output compare mode

In the output comparison mode, when CCR is equal to the counter value, OCxREF can be set to valid, invalid, or level inverted. At the same time, the interrupt flag is also set, and DMA requests can be sent.

Output comparison can also be used to output a pulse signal of a specific width (single output).

Steps for usage:

1. Select the counting clock (internal, external, prescaler, etc.)
2. Write the desired data to the ARR and CCR registers
3. Set interrupt enable and DMA enable as needed
4. Select the output mode
5. Enable the counter




Figure 27-27 Output compare mode, flip OC1

Without enabling preload, the software can rewrite the CCR register at any time to achieve real-time control of the output waveform. If preload is enabled, the CCR shadow register is only updated with the contents of the preload register when the next update event occurs.

27.4.9 PWM input mode

PWM mode can output pulse width modulation signal, its period is determined by the ARR register, and the duty cycle is determined by the CCR register.

The polarity of the output signal can be configured by the CCxP register. In PWM mode, CNT and CCR are compared in real time. Since the counter supports edge-aligned and center-aligned counting modes, the PWM output also supports edge-aligned and center-aligned modes.

PWM edge alignment mode

In the case of counting up, when configured as PWM mode 1, the OCxREF signal is high when CNT<CCR, otherwise it is low. If the CCR value is greater than the ARR value, OCxREF is fixed to 1; if CCR is 0, OCxREF is fixed to 0.




Figure 27-28 Edge-aligned PWM waveform (ARR=7)

PWM center alignment mode

The OCxREF level definition is the same as the edge alignment mode. The following figure is an example:




Figure 27-29 Center-aligned PWM waveform (APR=7)

When starting the center-aligned counting, the initial counting direction is determined by the DIR register; then during the counting process, the state of the DIR register is directly controlled by the hardware. For safety, it is recommended that the user program do an update through the UG register before starting the counter, and do not rewrite the counter during the counting process.

27.4.10 Single pulse output

Single pulse output is a special case of the comparison output mode, which allows the user to output a pulse signal with a programmable width after a certain event occurs, after a programmable delay.

Unlike other output modes, the counter will automatically stop when the next update event arrives. Only when the initial value of CCR and the counter are different, the pulse can be output correctly. When counting up, $CNT < CCR \leq ARR$ is required, when counting down, $CNT > CCR$ is required




Figure 27-30 Example of single pulse mode

The above figure uses TI2 input as the counter trigger signal. After the count value is equal to CCR, OCxREF outputs low level. After counting to ARR, OCxREF returns to high level, and the counter rolls back to 0 and stops counting.

The configuration that realizes the above function TI2 as an input trigger is as follows:

- In the GPIO module, configure the corresponding pin for the GPTIM_CH2 function
- Turn off the channel enable and configure GPTIM_CCER.CC2E=0 to ensure that the channel configuration is successful afterwards
- Select the input channel, configure GPTIM_CCMR1.CC2S=01
- Select the effective edge of counting, configure GPTIM_CCER.CC2P=0
- Select the trigger input signal, configure GPTIM_SMCR.TS[2:0]=110, TI2FP2 as TRGI
- Set the slave mode controller to trigger mode, configure GPTIM_SMCR.SMS[2:0]=110, TI2FP2 is used to start the counter
- Turn on the channel enable, configure GPTIM_CCER.CC2E=1

The configuration that realizes the above function OC1 as an output is as follows:

- In the GPIO module, configure the corresponding pin for the GPTIM_CH1 function
- Turn off the channel enable and configure GPTIM_CCER.CC1E=0 to ensure that the channel configuration is successful afterwards
- Output channel, configure GPTIM_CCMR1.CC1S=00
- Select the effective edge of counting, configure GPTIM_CCMR1.OC1M=111, PWM mode 2
- Turn on the channel enable, configure GPTIM_CCER.CC1E=1

Special settings of OPM waveform generation time base:

- The value of GPTIM_CCR1 determines Tdelay
- The difference between GPTIM_ARR and GPTIM_CCR1 determines the Tpulse (GPTIM_ARR-GPTIM_CCR1)
- Set to single pulse mode, configure GPTIM_CR1.OMP=1

27.4.11 External event clear OCxREF

The effective state of OCxREF is not high. By applying a high level to the external ETR pin, OCxREF can be directly pulled down until the next update event. This function is only valid in output comparison and PWM mode, and cannot be used in software force mode. To enable this function, you need to set OcxCE to 1.




Figure 27-31 ETR signal clears OCxREF of GPTIM

27.4.12 Encoder interface mode

The encoder interface mode involves two external input signals, and GPTIM determines whether to increment or decrement the count value according to the edge of one signal relative to the level of the other signal. The following table shows the relationship between the counting method and the two input signals:

Valid edge	Corresponding signal level (TI1 corresponds to TI2, TI2 corresponds to TI1)	TI1signal		TI2signal	
		Up	Down	Up	Down
Only count at TI1	High	Decrease	Increase	Not counted	Not counted
	Down	Increase	Decrease	Not counted	Not counted
Only count at TI2	High	Not counted	Not counted	Increase	Decrease
	Down	Not counted	Not counted	Decrease	Increase
Count both at TI1 and TI2	High	Decrease	Increase	Increase	Decrease
	Down	Increase	Decrease	Decrease	Increase

Table 27-2 Encoder interface counting method

For example, when the counter counts with the TI1 signal as a clock, if the rising edge of TI1 is sampled until TI2 is high, the counter is decremented; if the falling edge of TI1 is sampled until TI2 is high, the counter is incremented.




Figure 27-32 Example of counter operation in encoder mode

The encoding mode input channel needs to be set as follows:

- In the GPIO module, configure the corresponding pins as GPTIM_CH1, GPTIM_CH2 functions
- Turn off the channel enable, configure GPTIM_CCER.CC1E=0, GPTIM_CCER.CC2E=0, to ensure that the channel configuration is successful afterwards
- Select the input channel, configure GPTIM_CCMR1.CC1S=01, GPTIM_CCMR1.CC2S=01
- Select the count valid edge, configure GPTIM_CCER.CC1P=0, GPTIM_CCER.CC2P=0
- Set the slave mode controller to encoding mode 3, configure GPTIM_SMCR.SMS[2:0]=011
- Turn on the channel enable, configure GPTIM_CCER.CC1E=1, GPTIM_CCER.CC2E=1

27.4.13 GPTIM slave mode

When GPTIM is used as a slave (triggered by an external event), it can be configured into three working modes: multi-bit mode, gating mode, and trigger mode.

Complex bit mode

When GPTIM is used as a slave (triggered by an external event), it can be configured into three working modes: multi-bit mode, gating mode, and trigger mode.

Complex bit mode

In this mode, an external input event will cause all preload registers in the TIM to reinitialize, and CNT will return to 0 to start counting. Take the following figure as an example, the counter counts normally, and when the external TI1 input rising edge, the counter is cleared and restarted to count.

- The configuration in the following figure is as follows:
- In the GPIO module, configure the corresponding pin for the GPTIM_CH1 function
- Turn off the channel enable, configure GPTIM_CCER.CC1E=0 to ensure that the channel configuration is successful afterwards
- Select the input channel, configure GPTIM_CCMR1.CC1S=01
- Select the valid edge of counting, configure GPTIM_CCER.CC1P=0
- Select the trigger input signal, configure GPTIM_SMCR.TS[2:0]=101, and TI1FP1 as TRGI
- Set the slave mode controller to multiple bit mode, configure GPTIM_SMCR.SMS[2:0]=100
- Turn on the channel enable, configure GPTIM_CCER.CC1E=1
- Enable the counter, configure GPTIM_CR1.CEN=1




Figure 27-33 Timing in bit mode

Gating mode

In this mode, the counter only works when the input signal is at a specific level. When the level change causes the counter to start or stop counting, the interrupt flag is triggered.

The configuration in the following figure is as follows:

In the GPIO module, configure the corresponding pin for the GPTIM_CH1 function

Turn off the channel enable, configure GPTIM_CCER.CC1E=0 to ensure that the channel configuration is successful afterwards

Select the input channel, configure GPTIM_CCMR1.CC1S=01

Select the valid edge of counting, configure GPTIM_CCER.CC1P=0

Select the trigger input signal, configure GPTIM_SMCR.TS[2:0]=101, and TI1FP1 as TRGI

Set the slave mode controller to gated mode, configure GPTIM_SMCR.SMS[2:0]=101

Turn on the channel enable, configure GPTIM_CCER.CC1E=1

Enable the counter, configure GPTIM_CR1.CEN=1




Figure 27-34 Timing in gated mode

Trigger mode

The counter only starts counting after an external input event arrives.

The configuration in the following figure is as follows:

In the GPIO module, configure the corresponding pin as ATIM_CH1 function

Turn off the channel enable, configure ATIM_CCER.CC1E=0 to ensure that the channel configuration is successful afterwards

Select the input channel, configure ATIM_CCMR1.CC1S=01

Select the effective edge of counting, configure ATIM_CCER.CC1P=0

Select the trigger input signal, configure ATIM_SMCR.TS[2:0]=101, TI1FP1 as TRGI

Set the slave mode controller to trigger mode, configure ATIM_SMCR.SMS[2:0]=110

Turn on the channel enable, configure ATIM_CCER.CC1E=1




Figure 27-35 Timing in trigger mode

External clock counting mode triggered by external events

ETR can be set as the counting clock, while using another external input as the counter start trigger signal. For example, after detecting the rising edge of TI1, the counter starts counting with the rising edge of the ETR input.

The configuration in the following figure is as follows:

- In the GPIO module, configure the corresponding pin as ATIM_CH1, ATIM_ETR function
- Set ETP for edge selection, ATIM_SMCR.ETP=0
- Set the ETR division ratio, configure ATIM_SMCR.ETPS[1:0]=01
- Configure the input filter time, ATIM_SMCR.ETF[3:0]=0000
- Set bitECE register, enable external clock mode 2, ATIM_SMCR.ECE=1
- Turn off the channel enable, configure ATIM_CCER.CC1E=0 to ensure that the channel configuration is successful afterwards
- Select the input channel, configure ATIM_CCMR1.CC1S=01
- Select the effective edge of counting, configure ATIM_CCER.CC1P=0
- Select the trigger input signal, configure ATIM_SMCR.TS[2:0]=101, TI1FP1 as TRGI
- Set the slave mode controller to trigger mode, configure ATIM_SMCR.SMS[2:0]=110
- Turn on the channel enable, configure ATIM_CCER.CC1E=1




Figure 27-36 Timing in external clock mode 2 + trigger mode

27.4.14 DMA access

GPTIM supports 6 types of DMA requests, which are 4 CC channel requests, external trigger requests and user software trigger requests.

Each CC channel generates a DMA request, which is used to transfer the content in CCRx to RAM in capture mode, and is used to write data in RAM to CCRx in compare mode; the DMA request of the CC channel can be configured as Single transfer or burst transfer (CCxBURSTEN), single transfer only accesses the CCRx register, and burst transfer accesses a specific set of registers according to the DCR register configuration.

In addition, external trigger events and software trigger events can also generate DMA requests.

When these two requests occur, DMA Burst transfer will be started, and data will be written to one or more registers in GPTIM, or one or more registers will be read from GPTIM. Multiple register values.

DMA request	CCxBURSTEN	DMA.CHxCTR.L.DIR	DMA access object	Transmission length
GTIMx_CH1	0	0	Read CCR1	1
		1	Write CCR1	
	1	0	Read DMAR	DBL
		1	Write DMAR	
GTIMx_CH2	0	0	Read CCR2	1
		1	Write CCR2	
	1	0	Read DMAR	DBL
		1	Write DMAR	
GTIMx_CH3	0	0	Read CCR3	1
		1	Write CCR3	
	1	0	Read DMAR	DBL
		1	Write DMAR	
GTIMx_CH4	0	0	Read CCR4	1
		1	Write CCR4	
	1	0	Read DMAR	DBL
		1	Write DMAR	
GTIMx_TRIG	N/A	0	Read DMAR	DBL
		1	Write DMAR	
GTIMx_UEV	N/A	0	Read DMAR	DBL
		1	Write DMAR	

Table 27-3 DMA Operation table

27.4.15 DMA Burst

DMA-Burst supports one event to trigger multiple consecutive DMA requests. The main function is to continuously update the contents of multiple registers after the event occurs, so functions such as dynamic real-time adjustment of the output waveform can be realized.

The DMA controller needs to point the peripheral target address to a virtual register GPTIM_DMAR. When a specific timer event occurs, GPTIM will continuously transmit multiple DMA requests. Each DMA write operation to GPTIM_DMAR will be redirected to the actual function register by GPTIM.

The DBL register is used to set the DMA burst length, and the DBA register is used to set the base address of the DMA to access the GPTIM (relative to the offset of GPTIM_CR).

27.4.16 Input XOR function

The input signals of channels 1 to 3 can be XORed, and then connected to the filter and edge circuit input of channel 1 for input capture or triggering of channel 1.

The TI1Sbit of the GPTIM_CR2 register is used to select whether the input of channel 1 comes from the exclusive OR of the inputs of the three channels.

27.4.17 Debug mode

When Cortex-M0 enters the debug mode, the timer can stop or continue to work, and its behavior is defined by the DBG_TIMx_STOP register of the DCU module.

27.5 Register

Offset	Name	Symbol
GPTIM0(Base Address:0x40013800)		
0x00000000	GPTIM0 Control Register1	GPTIM0_CR1
0x00000004	GPTIM0 Control Register2	GPTIM0_CR2
0x00000008	GPTIM0 Slave Mode Control Register	GPTIM0_SMCR
0x0000000C	GPTIM0 DMA and Interrupt Enable Register	GPTIM0_DIER
0x00000010	GPTIM0 Interrupt Status Register	GPTIM0_ISR
0x00000014	GPTIM0 Event Generation Register	GPTIM0_EGR
0x00000018	GPTIM0 Capture/Compare Mode Register1	GPTIM0_CCMR1
0x0000001C	GPTIM0 Capture/Compare Mode Register2	GPTIM0_CCMR2
0x00000020	GPTIM0 Capture/Compare Enable Register	GPTIM0_CCER
0x00000024	GPTIM0 Counter Register	GPTIM0_CNT
0x00000028	GPTIM0 Prescaler Register	GPTIM0_PSC
0x0000002C	GPTIM0 Auto-Reload Register	GPTIM0_ARR
0x00000034	GPTIM0 Capture/Compare Register1	GPTIM0_CCR1
0x00000038	GPTIM0 Capture/Compare Register2	GPTIM0_CCR2
0x0000003C	GPTIM0 Capture/Compare Register3	GPTIM0_CCR3
0x00000040	GPTIM0 Capture/Compare Register4	GPTIM0_CCR4
0x00000048	GPTIM0 DMA Control Register	GPTIM0_DCR
0x0000004C	GPTIM0 DMA access Register	GPTIM0_DMAR
0x00000060	GPTIM0 Internal Trigger Select Register	GPTIM0_ITRSEL
GPTIM1(Base Address:0x40013C00)		
0x00000000	GPTIM1 Control Register1	GPTIM1_CR1
0x00000004	GPTIM1 Control Register2	GPTIM1_CR2
0x00000008	GPTIM1 Slave Mode Control Register	GPTIM1_SMCR
0x0000000C	GPTIM1 DMA and Interrupt Enable Register	GPTIM1_DIER
0x00000010	GPTIM1 Interrupt Status Register	GPTIM1_ISR
0x00000014	GPTIM1 Event Generation Register	GPTIM1_EGR
0x00000018	GPTIM1 Capture/Compare Mode Register1	GPTIM1_CCMR1
0x0000001C	GPTIM1 Capture/Compare Mode Register2	GPTIM1_CCMR2

Offset	Name	Symbol
0x00000020	GPTIM1 Capture/Compare Enable Register	GPTIM1_CCER
0x00000024	GPTIM1 Counter Register	GPTIM1_CNT
0x00000028	GPTIM1 Prescaler Register	GPTIM1_PSC
0x0000002C	GPTIM1 Auto-Reload Register	GPTIM1_ARR
0x00000034	GPTIM1 Capture/Compare Register1	GPTIM1_CCR1
0x00000038	GPTIM1 Capture/Compare Register2	GPTIM1_CCR2
0x0000003C	GPTIM1 Capture/Compare Register3	GPTIM1_CCR3
0x00000040	GPTIM1 Capture/Compare Register4	GPTIM1_CCR4
0x00000048	GPTIM1 DMA Control Register	GPTIM1_DCR
0x0000004C	GPTIM1 DMA access Register	GPTIM1_DMAR
0x00000060	GPTIM1 Internal Trigger Select Register	GPTIM1_ITRSEL

27.5.1 GPTIMx Control register 1 (GPTIMx_CR1)

NAME	GPTIMx_CR1(x=0,1)							
Offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	CKD							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	ARPE	CMS		DIR	OPM	URS	UDIS	CEN
access	R/W-0	R/W-00		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:10	-	RFU, Reserved, read as 0
9:8	CKD	Dead time and digital filter clock frequency divider register (the divider ratio relative to CK_INT) (Counter lock Divider) 00: tDTS=tCK_INT 01: tDTS=2*tCK_INT 10: tDTS=4*tCK_INT 11: RFU, forbidden to use
7	ARPE	Auto-Reload Preload Enable 0: ARR register does not enable preload 1: ARR register enables preload
6:5	CMS	Counter Mode Selection 00: Edge alignment mode 01: Center alignment mode 1, the output compare interrupt flag is only set when the counter is counting down 10: Center-aligned mode 2, the output compare interrupt flag is only set when the counter is counting up 11: Center-aligned mode 3, the output compare interrupt flag will be set when the counter is counting up and do
4	DIR	counter Direction

bit	name	functional description
		0: count up 1: count down Note: When the timer is configured in central counting mode or encoder mode, this register is read-only
3	OPM	One Pulse Mode 0: The counter does not stop when the Update Event occurs 1: The counter stops when the Update Event occurs (automatically clears CEN)
2	URS	Update Request Selection 0: The following events can generate an update interrupt -Counter overflow or underflow -Software set bitUG register -The slave controller generates an update 1: Only counter overflow or underflow will generate update interrupt
1	UDIS	Update Disable 0: enable the update event; update events are generated when the following events occur -Counter overflow or underflow -Software set bitUG register -The slave controller generates an update 1: Disable the update event and do not update the shadow register. When the UG sets the bit or the slave controller receives the hardware reset, the counter and prescaler are reinitialized.
0	CEN	Counter Enable 0: The counter is off 1: Counter enable Note: The external trigger mode can automatically set bitCEN

27.5.2 GPTIMx Control register 2 (GPTIMx_CR2)

NAME	GPTIMx_CR2(x=0,1)							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	TI1S	MMS			CCDS	-		
access	R/W-0	R/W-000			R/W-0	U-0		

bit	name	functional description
31:8	-	RFU, Reserved, read as 0
7	TI1S	Timer Input 1 Selection 0: GPTIMx_CH1 input channel 1

bit	name	functional description
		1: GPTIMx_CH1, CH2, CH3 enter channel 1 after exclusive OR
6:4	MMS	<p>Master mode selection, used to configure the source of the synchronous trigger signal (TRGO) sent to the slave in the master mode (Master Mode Selection)</p> <p>000: UG register of GPTIM_EGR is used as TRGO</p> <p>001: Counter enable signal CNT_EN is used as TRGO, which can be used to start multiple timers at the same time</p> <p>010: UE (update event) signal is used as TRGO</p> <p>011: comparison pulse, if the CC1IF flag is about to be set, TRGO outputs a positive pulse</p> <p>100: OC1REF is used as TRGO</p> <p>101: OC2REF is used as TRGO</p> <p>110: OC3REF is used as TRGO</p> <p>111: OC4REF is used as TRGO</p> <p>Note: The slave timer or ADC must enable the working clock in advance to receive the TRGO sent by the master timer</p>
3	CCDS	<p>Capture/Compare DMA Selection</p> <p>0: Send a DMA request when a capture/compare event occurs</p> <p>1: Send DMA request when Update Event occurs</p>
2:0	-	RFU, Reserved, read as 0

27.5.3 GPTIMx Slave mode control register (GPTIMx_SMCR)

NAME	GPTIMx_SMCR(x=0,1)							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	ETP	ECE	ETPS		ETF			
access	R/W-0	R/W-0	R/W-00		R/W-0000			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	MSM	TS			-	SMS		
access	R/W-0	R/W-000			U-0	R/W-000		

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15	ETP	<p>External Trigger Polarity</p> <p>0: High level or rising edge valid</p> <p>1: Low level or falling edge valid</p>
14	ECE	<p>External Clock Enable</p> <p>0: Turn off external clock mode 2</p> <p>1: Enable external clock mode 2, the counter clock is the valid edge of ETRF</p>
13:12	ETPS	<p>External Trigger Prescaler</p> <p>The frequency of the external trigger signal ETRP can only be</p>

bit	name	functional description
		at most 1/4 of the GPTIM working clock. When the input signal frequency is high, prescaler can be used. 00: no frequency division 01: divide by 2 10: 4 frequency division 11: 8 frequency division
11:8	ETF	External Trigger Filter 0000: No filtering 0001: $f_{SAMPLING} = f_{CK_INT}$, N=2 0010: $f_{SAMPLING} = f_{CK_INT}$, N=4 0011: $f_{SAMPLING} = f_{CK_INT}$, N=8 0100: $f_{SAMPLING} = f_{DTS/2}$, N=6 0101: $f_{SAMPLING} = f_{DTS/2}$, N=8 0110: $f_{SAMPLING} = f_{DTS/4}$, N=6 0111: $f_{SAMPLING} = f_{DTS/4}$, N=8 1000: $f_{SAMPLING} = f_{DTS/8}$, N=6 1001: $f_{SAMPLING} = f_{DTS/8}$, N=8 1010: $f_{SAMPLING} = f_{DTS/16}$, N=5 1011: $f_{SAMPLING} = f_{DTS/16}$, N=6 1100: $f_{SAMPLING} = f_{DTS/16}$, N=8 1101: $f_{SAMPLING} = f_{DTS/32}$, N=5 1110: $f_{SAMPLING} = f_{DTS/32}$, N=6 1111: $f_{SAMPLING} = f_{DTS/32}$, N=8
7	MSM	Master Slave Mode 0: No action 1: The action triggered by TRGI is delayed so that the current timer is perfectly synchronized with its slave timer (via TRGO). This setting is suitable for a single external event to synchronize multiple timers.
6:4	TS	Trigger Source 000: Internal trigger signal (ITR0) 001: Internal trigger signal (ITR1) 010: Internal trigger signal (ITR2) 011: Internal trigger signal (ITR3) 100: TI1 edge detection (TI1F_ED) 101: TI1 after filtering (TI1FP1) 110: TI2 after filtering (TI2FP2) 111: External trigger input (ETRF) Note: The TS register can be rewritten only when the SMS=000 means that the slave mode is disabled.
3	-	RFU: Reserved, read as 0
2:0	SMS	Slave Mode Selection 000: Slave mode is disabled; after CEN is enabled, the prescaler circuit clock source comes from the internal clock 001: Encoder mode 1; the counter uses TI2FP1 edge and counts according to the level of TI1FP2 010: Encoder mode 2; the counter uses TI1FP2 edge and counts according to the level of TI2FP1 011: Encoder mode 3; the counter uses TI1FP1 and TI2FP2 edges at the same time, and counts according to other input signal levels 100: Multiple bit mode; the rising edge of TRGI initializes the counter and triggers the register update 101: Gate mode; when TRGI is high, the counting clock is

bit	name	functional description
		enabled, when TRGI is low, the counting clock is stopped 110: Trigger mode; TRGI rising edge triggers the counter to start counting (bit counter will not be reset) 111: External clock mode 1; the rising edge of TRGI directly drives the counter

27.5.4 GPTIMx DMA and interrupt enable register (GPTIMx_DIER)

NAME	GPTIMx_DIER(x=0,1)							
Offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-			CC4BURSTEN	CC3BURSTEN	CC2BURSTEN	CC1BURSTEN	
access	U-0			R/W-0	R/W-0	R/W-0	R/W-0	
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	TDE	-	CC4DE	CC3DE	CC2DE	CC1DE	UDE
access	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	TIE	-			CC2IE	CC1IE	UIE
access	U-0	R/W-0	U-0			R/W-0	R/W-0	R/W-0

bit	name	functional description
31:20	-	RFU: Reserved, read as 0
19	CC4BURSTEN	CC4 Burst Enable 0: Single mode, only access CCR 1: Burst mode, configure access address and length through DCR
18	CC3BURSTEN	CC3 Burst Enable 0: Single mode, only access CCR 1: Burst mode, configure access address and length through DCR
17	CC2BURSTEN	CC2 Burst Enable 0: Single mode, only access CCR 1: Burst mode, configure access address and length through DCR
16	CC1BURSTEN	CC1 Burst Enable 0: Single mode, only access CCR 1: Burst mode, configure access address and length through DCR
15	-	RFU: Reserved, read as 0
14	TDE	Triggered DMA Enable 0: In slave mode, forbid external trigger event to generate DMA request 1: In slave mode, allow external trigger events to generate DMA requests (can be used to automatically update the preload register)
13	-	RFU: Reserved, read as 0
12	CC4DE	CC4 DMA Enable

bit	name	functional description
		0: Disable CC4 DMA request 1: Allow CC4 DMA request
11	CC3DE	CC3 DMA Enable 0: Disable CC3 DMA request 1: Allow CC3 DMA request
10	CC2DE	CC2 DMA Enable 0: Disable CC2 DMA request 1: Allow CC2 DMA request
9	CC1DE	CC1 DMA Enable 0: Disable CC1 DMA request 1: Allow CC1 DMA request
8	UDE	Update event DMA Enable 0: When Update Event occurs, DMA request is prohibited 1: When Update Event occurs, DMA request is allowed
7	-	RFU: Reserved, read as 0
6	TIE	Trigger event Interrupt Enable 0: Disable trigger event interrupt 1: Allow to trigger event interrupt
5	-	RFU: Reserved, read as 0
4	CC3IE	CC4 Interrupt Enable 0: Disable capture/compare 4 interrupt 1: Allow capture/compare 4 interrupt
3	CC3IE	CC3 Interrupt Enable 0: Disable capture/compare 3 interrupt 1: Allow capture/compare 3 interrupt
2	CC2IE	CC2 Interrupt Enable 0: Disable capture/compare 2 interrupt 1: Enable capture/compare 2 interrupt
1	CC1IE	CC1 Interrupt Enable 0: Disable capture/compare 1 interrupt 1: Enable capture/compare 1 interrupt
0	UIE	Update event Interrupt Enable 0: Disable Update event interrupt 1: Allow Update event interrupt

27.5.5 GPTIMx Status register (GPTIMx_ISR)

NAME	GPTIMx_ISR(x=0,1)							
Offset	0x00000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-		CC4OF	CC3OF	CC2OF	CC1OF	-	
access	U-0			R/W-0	R/W-0	R/W-0	R/W-0	U-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	TIF	-	CC4IF	CC3IF	CC2IF	CC1IF	UIF
access	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:13	-	RFU: Reserved, read as 0
12	CC4OF	Over-Capture Interrupt Flag for CC4, write 1 to clear Refer toCC1OF
11	CC3OF	Over-Capture Interrupt Flag for CC3, write 1 to clear Refer toCC1OF
10	CC2OF	Over-Capture Interrupt Flag for CC2, write 1 to clear Refer toCC1OF
9	CC1OF	Over-Capture Interrupt Flag for CC1, write 1 to clear This register is only valid when the corresponding channel is set to input capture mode. The hardware sets the bit, and the software writes 1 to clear it. 0: no overcapture event 1: A new capture occurs when the CC1IF flag is 1
8:7	-	RFU: Reserved, read as 0
6	TIF	Trigger event Interrupt Flag, write 1 to clear
5	-	RFU: Reserved, read as 0
4	CC4IF	CC4 Interrupt Flag, write 1 to clear Refer toCC1IF
3	CC3IF	CC3 Interrupt Flag, write 1 to clear Refer toCC3IF
2	CC2IF	CC2 Interrupt Flag, write 1 to clear Refer toCC2IF
1	CC1IF	CC1 Interrupt Flag, write 1 to clear If the CC1 channel is configured as an output: CC1IF is set when the count value is equal to the comparison value, and the software writes 1 to clear it. If the CC1 channel is configured as an input: bit is set when a capture event occurs, the software writes 1 to clear it, or the software reads ATIM_CCR1 to automatically clear it.
0	UIF	Update event Interrupt Flag, write 1 to clear When the following events occur, the UIF bit is set and the shadow register is updated -When the repeat counter=0 and UDIS=0, the counter overflows -In the case of URS=0 and UDIS=0, the software sets the bitUG register to initialize the counter -In the case of URS=0 and UDIS=0, the trigger event initializes the counter

27.5.6 GPTIMx Event generation register (GPTIMx_EGR)

NAME	GPTIMx_EGR(x=0,1)							
Offset	0x00000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							

access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	TG		-		CC2G	CC1G	UG
access	U-0	W-0	U-0			W-0	W-0	W-0

bit	name	functional description
31:7	-	RFU: Reserved, read as 0
6	TG	Software trigger, software sets this register to generate a trigger event, hardware automatically clears (Trigger Generate)
5:3	-	RFU: Reserved, read as 0
2	CC2G	Capture/compare channel 2 software trigger, Refer toCC1G (CC2 Generate)
1	CC1G	Capture/Compare Channel 1 Software Trigger (CC1 Generate) If the CC1 channel is configured as an output: CC1IF is set to bit, and the corresponding interrupt and DMA request can be generated when it is enabled If the CC1 channel is configured as an input: the current count value is captured to the ATIM_CCR1 register, CC1IF is set to bit, and the corresponding interrupt and DMA request can be generated when it is enabled
0	UG	Software Update event, software sets this register to generate Update event, hardware automatically clears (User Generate) When the software sets bitUG, it will reinitialize the counter and update the shadow register, and the prescaler counter will be cleared.

27.5.7 GPTIMx Capture/compare mode register1 (GPTIMx_CCMR1)

This register is multiplexed into two different functions under output compare and input capture configuration.

NAME	GPTIMx_CCMR1(x=0,1)							
Offset	0x000000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name					-			
access					U-0			
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name					-			
access					U-0			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	OC2CE	OC2M			OC2PE	OC2FE	CC2S	
access	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-00	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	OC1CE	OC1M			OC1PE	OC1FE	CC1S	
access	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-00	
name	IC1F				IC1PSC			CC1S
access	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-00	

Output compare mode

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15	OC2CE	OC2 Clear Enable, Refer toOC1CE
14:12	OC2M	OC2 Mode, Refer toOC1M
11	OC2PE	OC2 Preload Enable, Refer toOC1PE
10	OC2FE	OC2 Fast Enable, Refer toOC1FE
9:8	CC2S	CC2 channel Selection 00: CC2 channel is configured as output 01: CC2 channel is configured as input, IC2 is mapped to TI2 10: CC2 channel is configured as input, IC2 is mapped to TI1 11: CC2 channel is configured as input, IC2 is mapped to TRC Note: CC2S can only be written when the channel is closed (CC2E=0) OC2 Clear Enable
7	OC1CE	OC2 Clear Enable 0: OC1REF is not affected by ETRF 1: OC1REF is automatically cleared when ETRF high level is detected
6:4	OC1M	Output compare 1 mode configuration, this register defines the behavior of the OC1REF signal (OC1 Mode) 000: The comparison result of the output compare register CCR1 and the counter CNT will not affect the output 001: When CCR1=CNT, set OC1REF high 010: When CCR1=CNT, set OC1REF low 011: When CCR1=CNT, flip OC1REF 100: OC1REF is fixed to low (inactive) 101: OC1REF is fixed to high (active) 110: PWM mode 1-When counting up, OC1REF is set high when CNT<CCR1, otherwise it is set low; when counting down, OC1REF is set low when CNT>CCR1, otherwise it is set high 111: PWM mode 2-When counting up, OC1REF is set low when CNT<CCR1, otherwise it is set high; when counting down, OC1REF is set high when CNT>CCR1, otherwise it is set low
3	OC1PE	OC1 Preload Enable 0: CCR1 preload register is invalid, CCR1 can be written directly 1: The CCR1 preload register is valid. The read and write operations for CCR1 are all access to the preload register, and the content of the preload register is transferred to the shadow register when an update event occurs
2	OC1FE	OC1 Fast Enable 0: Turn off the fast enable, the trigger input will not affect the comparison output 1: Turn on the fast enable, the trigger input will immediately change OC1REF to the output when the comparison value matches, regardless of the current actual comparison situation This function is only valid when the current channel is configured in PWM1 or PWM2 mode
1:0	CC1S	CC1 channel Selection 00: CC1 channel is configured as output 01: CC1 channel is configured as input, IC1 is mapped to TI1 10: CC1 channel is configured as input, IC1 is mapped to TI2 11: CC1 channel is configured as input, IC1 is mapped to TRC

bit	name	functional description
		Note: CC1S can only be written when the channel is closed (CC1E=0)

Input capture mode

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:12	IC2F	IC2 Filter
11:10	IC2PSC	IC2 Prescaler
9:8	CC2S	Capture/Compare2 channel Selection 00: CC2 channel is configured as output 01: CC2 channel is configured as input, IC3 is mapped to TI2 10: CC2 channel is configured as input, IC3 is mapped to TI1 11: CC2 channel is configured as input, IC3 is mapped to TRC Note: CC2S can only be written when the channel is closed (CC2E=0)
7:4	IC1F	IIC1 Filter This register defines the sampling frequency and filter length of TI1 0000: No filtering, sampling using fDTS 0001: $f_{SAMPLING} = f_{CK_INT}$, N=2 0010: $f_{SAMPLING} = f_{CK_INT}$, N=4 0011: $f_{SAMPLING} = f_{CK_INT}$, N=8 0100: $f_{SAMPLING} = f_{DTS}/2$, N=6 0101: $f_{SAMPLING} = f_{DTS}/2$, N=8 0110: $f_{SAMPLING} = f_{DTS}/4$, N=6 0111: $f_{SAMPLING} = f_{DTS}/4$, N=8 1000: $f_{SAMPLING} = f_{DTS}/8$, N=6 1001: $f_{SAMPLING} = f_{DTS}/8$, N=8 1010: $f_{SAMPLING} = f_{DTS}/16$, N=5 1011: $f_{SAMPLING} = f_{DTS}/16$, N=6 1100: $f_{SAMPLING} = f_{DTS}/16$, N=8 1101: $f_{SAMPLING} = f_{DTS}/32$, N=5 1110: $f_{SAMPLING} = f_{DTS}/32$, N=6 1111: $f_{SAMPLING} = f_{DTS}/32$, N=8
3:2	IC1PSC	IC1 Prescaler 00: no frequency division 01: Capture once every 2 event inputs 10: A capture is generated every 4 event inputs 11: A capture is generated every 8 event inputs IC1PSC register is reset when CC1E=0
1:0	CC1S	Capture/Compare1 channel Selection 00: CC1 channel is configured as output 01: CC1 channel is configured as input, IC1 is mapped to TI1 10: CC1 channel is configured as input, IC1 is mapped to TI2 11: CC1 channel is configured as input, IC1 is mapped to TRC Note: CC1S can only be written when the channel is closed (CC1E=0)

27.5.8 GPTIMx Capture/compare mode register2 (GPTIMx_CCMR2)

This register is multiplexed into two different functions under output compare and input capture configuration

NAME	GPTIMx_CCMR2(x=0,1)							
Offset	0x0000001C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	OC4CE	OC4M			OC4PE	OC4FE	CC4S	
access	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	CC4S	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	OC3CE	OC3M			OC3PE	OC3FE	CC3S	
access	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	CC3S	
bit	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0

Output compare mode

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15	OC4CE	OC4 Clear Enable, Refer to OC3CE
14:12	OC4M	OC4 Mode, Refer to OC3M
11	OC4PE	OC4 Preload Enable, Refer to OC3PE
10	OC4FE	OC4 Fast Enable, Refer to OC3FE
9:8	CC4S	CC4 channel Selection 00: CC4 channel is configured as output 01: CC4 channel is configured as input, IC4 is mapped to TI4 10: CC4 channel is configured as input, IC4 is mapped to TI3 11: CC4 channel is configured as input, IC4 is mapped to TRC Note: CC4S can only be written when the channel is closed (CC4E=0)
7	OC3CE	OC3 Clear Enable 0: OC3REF is not affected by ETRF 1: OC3REF is automatically cleared when ETRF high level is detected
6:4	OC3M	Output compare 3 mode configuration, this register defines the behavior of the OC3REF signal (OC3 Mode) 000: The comparison result of the output compare register CCR3 and the counter CNT will not affect the output 001: When CCR3=CNT, set OC1REF high 010: When CCR3=CNT, set OC1REF low 011: When CCR3=CNT, flip OC1REF 100: OC3REF is fixed to low (inactive) 101: OC3REF is fixed to high (active) 110: PWM mode 1-when counting up, OC3REF is set high when CNT<CCR3, otherwise it is set low; when counting down, OC3REF is set low when CNT>CCR3, otherwise it is set high

bit	name	functional description
		111: PWM mode 2-when counting up, OC3REF is set low when CNT<CCR3, otherwise it is set high; when counting down, OC3REF is set high when CNT>CCR3, otherwise it is set low
3	OC3PE	OC3 Preload Enable 0: CCR3 preload register is invalid, CCR3 can be written directly 1: The CCR3 preload register is valid. The read and write operations for CCR3 all access the preload register, and the content of the preload register is transferred to the shadow register when the update event occurs
2	OC3FE	OC3 Fast Enable 0: Turn off the fast enable, the trigger input will not affect the comparison output 1: Turn on fast enable, the trigger input will immediately change OC3REF to the output when the comparison value matches, regardless of the current actual comparison situation This function is only valid when the current channel is configured in PWM1 or PWM2 mode
1:0	CC3S	CC3 channel Selection 00: CC3 channel is configured as output 01: CC3 channel is configured as input, IC1 is mapped to TI3 10: CC3 channel is configured as input, IC1 is mapped to TI4 11: CC3 channel is configured as input, IC1 is mapped to TRC Note: CC3S can only be written when the channel is closed (CC3E=0)

Input capture mode

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:12	IC4F	IC4 Filter
11:10	IC4PSC	C4 Prescaler
9:8	CC4S	CC4 channel Selection 00: CC4 channel is configured as output 01: CC4 channel is configured as input, IC4 is mapped to TI4 10: CC4 channel is configured as input, IC4 is mapped to TI3 11: CC4 channel is configured as input, IC4 is mapped to TRC Note: CC4S can only be written when the channel is closed (CC4E=0)
7:4	IC3F	IC3 Filter This register defines the sampling frequency and filter length of TI3 0000: No filtering, sampling using f_{DTS} 0001: $f_{SAMPLING} = f_{CK_INT}$, N=2 0010: $f_{SAMPLING} = f_{CK_INT}$, N=4 0011: $f_{SAMPLING} = f_{CK_INT}$, N=8 0100: $f_{SAMPLING} = f_{DTS}/2$, N=6 0101: $f_{SAMPLING} = f_{DTS}/2$, N=8 0110: $f_{SAMPLING} = f_{DTS}/4$, N=6 0111: $f_{SAMPLING} = f_{DTS}/4$, N=8 1000: $f_{SAMPLING} = f_{DTS}/8$, N=6 1001: $f_{SAMPLING} = f_{DTS}/8$, N=8 1010: $f_{SAMPLING} = f_{DTS}/16$, N=5 1011: $f_{SAMPLING} = f_{DTS}/16$, N=6

bit	name	functional description
		1100: $f_{SAMPLING}=f_{DTS}/16$, N=8 1101: $f_{SAMPLING}=f_{DTS}/32$, N=5 1110: $f_{SAMPLING}=f_{DTS}/32$, N=6 1111: $f_{SAMPLING}=f_{DTS}/32$, N=8
3:2	IC3PSC	IC3 Prescaler 00: no frequency division 01: Capture once every 2 event inputs 10: A capture is generated every 4 event inputs 11: A capture is generated every 8 event inputs IC1PSC register is reset when CC1E=0
1:0	CC3S	CC3 channel Selection 00: CC3 channel is configured as output 01: CC3 channel is configured as input, IC1 is mapped to TI3 10: CC3 channel is configured as input, IC1 is mapped to TI4 11: CC3 channel is configured as input, IC1 is mapped to TRC Note: CC1S can only be written when the channel is closed (CC1E=0)

27.5.9 GPTIMx Capture/compare enable register (GPTIMx_CCER)

NAME	GPTIMx_CCER(x=0,1)							
Offset	0x00000020							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-		CC4P	CC4E	-		CC3P	CC3E
access	U-0		R/W-0	R/W-0	U-0		R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-		CC2P	CC2E	-		CC1P	CC1E
access	U-0		R/W-0	R/W-0	U-0		R/W-0	R/W-0

bit	name	functional description
31:14	-	RFU: Reserved, read as 0
13	CC4P	CC4 Polarity, Refer toCC1P
12	CC4E	CC4 output Enable, Refer toCC1E
11:10	-	RFU: Reserved, read as 0
9	CC3P	CC3 Polarity, Refer toCC1P
8	CC3E	CC3 output Enable, Refer toCC1E
7:6	-	RFU: Reserved, read as 0
5	CC2P	CC2 Polarity, Refer toCC1P
4	CC2E	CC2 output Enable), Refer toCC1E
3:2	-	RFU: Reserved, read as 0
1	CC1P	CC1 Polarity When CC1 channel is configured as output: 0: OC1 high effective

bit	name	functional description
		1: OC1 low effective When CC1 channel is configured as input: CC1NP/CC1P is used to select the polarity of TI1FP1 and TI2FP1 00: non-inverted/rising edge 01: Inverted/falling edge 10: Reserve, do not use 11: Non-inverted, both upper and lower edges are valid
0	CC1E	CC1 output Enable When CC1 channel is configured as output 0: OC1 output is off, Ocx=0, Ocx_EN=0 1: Ocx=OCxREF+polar selection, Ocx_EN=1 When CC1 channel is configured as input 0: Turn off the capture function 1: Enable the capture function

Output control bit of standard Ocx channel

CcxEbit	Ocx output state
0	Prohibit output (Ocx=0, Ocx_EN=0)
1	Ocx=OCxREF + polarity, Ocx_EN=1

27.5.10 GPTIMxCounter register (GPTIMx_CNT)

NAME	GPTIMx_CNT(x=0,1)							
Offset	0x00000024							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	CNT[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	CNT[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	CNT	Counter

27.5.11 GPTIMx Prescaler register (GPTIMx_PSC)

NAME	GPTIMx_PSC(x=0,1)							
offset	0x00000028 + x*0x400							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							

access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	PSC[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	PSC[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	PSC	CK_CNTCounter Clock Prescaler) $f_{CK_CNT}=f_{CK_PSC}/(PSC[15:0]+1)$ This is a preload register, and its content is loaded into the shadow register when the update event occurs

27.5.12 GPTIMx Auto-reload register (GPTIMx_ARR)

NAME	GPTIMx_ARR(x=0,1)							
Offset	0x0000002C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	ARR[15:8]							
access	R/W-1111 1111							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	ARR[7:0]							
access	R/W-1111 1111							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	ARR	Auto-Reload Register This is a preload register, and its content is loaded into the shadow register when the update event occurs

27.5.13 GPTIMx Capture/compare register1 (GPTIMx_CCR1)

NAME	GPTIMx_CCR1(x=0,1)							
Offset	0x00000034							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							

bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name					-			
access					U-0			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name					CCR1[15:8]			
access					R/W-0000 0000			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name					CCR1[7:0]			
access					R/W-0000 0000			

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	CCR1	<p>Capture/Compare channel 1 Register</p> <p>If channel 1 is configured as output: This is a preload register whose content is loaded into the shadow register and used to compare with the counter to generate OC1 output</p> <p>If channel 1 is configured as input: CCR1 saves the counter value when the most recent input capture event occurred, at this time CCR1 is read-only</p>

27.5.14 GPTIMx Capture/compare register2 (GPTIMx_CCR2)

NAME	GPTIMx_CCR2(x=0,1)							
Offset	0x00000038							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name					-			
access					U-0			
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name					-			
access					U-0			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name					CCR2[15:8]			
access					R/W-0000 0000			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name					CCR2[7:0]			
access					R/W-0000 0000			

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	CCR2	<p>Capture/Compare channel 2 Register</p> <p>If channel 2 is configured as output: This is a preload register whose content is loaded into the shadow register and used to compare with the counter to generate OC2 output</p> <p>If channel 2 is configured as input: CCR2 saves the counter value when the most recent input capture event occurred, at this time CCR1 is read-only</p>

27.5.15 GPTIMx Capture/compare register3 (GPTIMx_CCR3)

NAME	GPTIMx_CCR3(x=0,1)							
Offset	0x0000003C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	CCR3[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	CCR3[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	CCR3	<p>Capture/Compare channel 3 Register</p> <p>If channel 3 is configured as output: This is a preload register whose content is loaded into the shadow register and used to compare with the counter to generate OC3 output</p> <p>If channel 3 is configured as input: CCR3 saves the counter value when the most recent input capture event occurred, at this time CCR13 is read-only</p>

27.5.16 GPTIMx Capture/compare register4 (GPTIMx_CCR4)

NAME	GPTIMx_CCR4(x=0,1)							
Offset	0x00000040							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	CCR4[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	CCR4[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	CCR4	<p>Capture/Compare channel 4 Register</p> <p>If channel 4 is configured as output:</p>

bit	name	functional description
		<p>This is a preload register whose content is loaded into the shadow register and used to compare with the counter to generate OC4 output</p> <p>If channel 4 is configured as input: CCR4 saves the counter value when the most recent input capture event occurred, at this time CCR4 is read-only</p>

27.5.17 GPTIMx DMA control register (GPTIMx_DCR)

NAME	GPTIMx_DCR(x=0,1)							
Offset	0x00000048							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	DBL							
bit	U-0							
name	R/W-0 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	DBA							
bit	U-0							
name	R/W-0 0000							

bit	name	functional description
31:13	-	RFU: Reserved, read as 0
12:8	DBL	<p>DMA Burst Length Reading and writing to the GPTIM_DMAR register will trigger the burst DMA operation, the burst length is 1~18</p> <p>00000: length=1 00001: length=2 00010: length=3 00011: length=4 00100: length=5 00101: length=6 00110: length=7 00111: length=8 01000: length=9 01001: length=10 01010: length=11 01011: length=12 01100: length=13 01101: length=14 01110: length=15 01111: length=16 10000: length=17 10001: length=18 Other: invalid value, write prohibited</p>
7:5	-	RFU: Reserved, read as 0
4:0	DBA	DMA Burst offset Address 00000: GPTIM_CR1

bit	name	functional description
		00001: GPTIM_CR2 00010: GPTIM_SMCR Note: When DBA+DBL exceeds the GPTIM register address range, the actual burst will automatically stop after being transferred to the highest register address of GPTIM, that is, the burst length will be shortened.

27.5.18 GPTIMx DMA access register (GPTIMx_DMAR)

NAME	GPTIMx_DMAR(x=0,1)							
Offset	0x00000004C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DMAR[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DMAR[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	DMAR	DMA burst access register When using DMA burst transfer, set the DMA channel peripheral address to GPTIM_DMAR, GPTIM will generate multiple DMA requests according to the value of DBL

27.5.19 GPTIMx ITR Select register (GPTIMx_ITRSEL)

NAME	GPTIMx_ITRSEL(x=0,1)							
Offset	0x000000060							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

name	ITR3SEL	ITR2SEL	ITR1SEL	ITR0SEL
access	R/W-00	R/W-00	R/W-00	R/W-00

bit	name	functional description
31:8	-	RFU, Reserved, read as 0
7:6	ITR3SEL	
5:4	ITR2SEL	Internal Trigger Source Selection) Capture of internal trigger signal (ITRx)
3:2	ITR1SEL	For details, see 27.4.4 Capture of Internal Trigger Signal (ITRx)
1:0	ITR0SEL	

28 Basic timer (BSTIM32)

28.1 Introduction

FM33LC0XX contains 1 basic timer.

The basic timer includes a 32bit auto-reload counter and a programmable prescaler.

The basic timer is mainly used to generate the system time base, and can also generate trigger events to drive ADC sampling.

28.2 Main features

- 32bit up counting automatic reload counter
- 32bit programmable prescaler, support real-time adjustment of counting clock frequency division
- ADC timing trigger function

Interrupt when the counter overflows

28.3 Block diagram




Figure 28-1 BSTIM32Block diagram

28.4 Functional description

28.4.1 Timing Unit

The timing unit of the basic timer consists of a 32bit counter and an automatic reload register. The counter counts up. The counting clock can be obtained after dividing the APBCLK by a 32bit prescaler.

The counter, auto-reload register and prescaler register can all be rewritten or read by software, even when the counter is running.

The timing unit contains the following registers:

- Counter (BSTIM_CNT)
- Prescaler register (BSTIM_PSC)
- Automatic reload register (BSTIM_ARR)

ARR includes a preload function, software reads and writes ARR can take effect directly, or just access its cache, controlled by ARPE (Auto Reload Preload Enable) register. When ARPE=1, the software reads and writes ARR to access its cache register. When an update event (BSTIM_CNT overflow) occurs, the data in the cache register will be updated to ARR. Software can also actively trigger ARR updates through register operations.

The BSTIM_CNT working clock is driven by the frequency division clock generated by BSTIM_PSC. CNT starts counting only when the counter enable register (CEN) is set. When CNT=ARR, this round of counting ends, and an update event is sent.

BSTIM_PSC is a synchronous prescaler that can divide APBCLK from 1 to 4294967296. The PSC register is also cached. To rewrite the PSC is actually to rewrite the cache register. Only when a new update event arrives will the PSC be updated from the cache register. Therefore, in the CNT counting process, the software can rewrite the PSC in real time.




Figure 28-2 Waveform with prescaled frequency changing from 1 to 2




Figure 28-3 Waveform with prescaled frequency changing from 1 to 4

28.4.2 Timer operating mode

The general-purpose timer only supports up-counting mode.

Count up

In this mode, the counter starts counting from 0 after being enabled, until $CNT=ARR$, an overflow event is generated, and then starts counting from 0 again.

The software can directly trigger the update event by setting the UG register, and the CNT and prescaler counter are automatically cleared at this time. Setting the UG register will not trigger the UIF (Update Interrupt Flag) interrupt flag to be set.

The update event can be disabled by setting the UDIS register, which can avoid updating the value in the preload register to the working register.

When an update event occurs, the following registers are updated and the UIF bit is set:

- BSTIM_RCR is updated to the value in the cache
- BSTIM_ARR is updated to the value in the cache
- BSTIM_PSC is updated to the value in the cache




Figure 28-4 Up-counting waveform, no frequency division of internal clock




Figure 28-5 Up-counting waveform, internal clock divided by 2




Figure 28-6 Update event when ARPE=0 (ARR is not preloaded)




Figure 28-7 Update event when ARPE=1 (ARR preload)

28.4.3 Counter working clock

BSTIM uses internal clock to work, CEN, UG and other register bits are all controlled by software.

After the software operates the UG register, after the update signal is synchronized by CLK_PSC, the counter value will be reinitialized.




Figure 28-8 Internal clock source mode, clock division factor is 1

28.4.4 Debug mode

When Cortex-M0 enters the debug mode, the timer can stop or continue to work, and its behavior is defined by the DBG_TIMx_STOP register of the DCU module.

28.5 Register

Offset	Name	Symbol
BSTIM32(Base Address:0x4001B400)		
0x00000000	BSTIM Control Register1	BSTIM_CR1
0x00000004	BSTIM Control Register2	BSTIM_CR2
0x0000000C	BSTIM Interrupt Enable Register	BSTIM_IER
0x00000010	BSTIM Interrupt Status Register	BSTIM_ISR
0x00000014	BSTIM Event Generation Register	BSTIM_EGR
0x00000024	BSTIM Counter Register	BSTIM_CNT
0x00000028	BSTIM Prescaler Register	BSTIM_PSC
0x0000002C	BSTIM Auto-Reload Register	BSTIM_ARR

28.5.1 BSTIM Control register 1 (BSTIM_CR1)

NAME	BSTIM_CR1							
Offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	ARPE	-			OPM	URS	UDIS	CEN
access	R/W-0	U-0			R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:8	-	RFU, Reserved, read as 0
7	ARPE	Auto-Reload Preload Enable 0: ARR register does not enable preload 1: ARR register enables preload
6:4	-	RFU, Reserved, read as 0
3	OPM	One Pulse Mode 0: The counter does not stop when the Update Event occurs 1: The counter stops when the Update Event occurs (automatically clears CEN)
2	URS	Update Request Select 0: The following events can generate an update interrupt -Counter overflow -Software set bitUG register 1: Only the counter overflow will generate an update interrupt
1	UDIS	Update Disable 0: enable the update event; update events are generated when the following events occur -Counter overflow

bit	name	functional description
		-Software set bitUG register 1: The update event is forbidden, and the shadow register is not updated. Reinitialize the counter and prescaler when the UG bit is set.
0	CEN	Counter Enable 0: The counter is off 1: Counter enable

28.5.2 BSTIM Control register 2 (BSTIM_CR2)

NAME	BSTIM_CR2								
Offset	0x00000004								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	-								
access	U-0								
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	-								
access	U-0								
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name	-								
access	U-0								
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name	MMS				-				
access	U-0	R/W-000				U-0			

bit	name	functional description
31:7	-	RFU, Reserved, read as 0
6:4	MMS	Master mode selection, used to configure the source of the synchronous trigger signal (TRGO) sent to the slave in the master mode (Master Mode Select) 000: UG register of BSTIM_EGR is used as TRGO 001: Counter enable signal CNT_EN is used as TRGO, which can be used to start multiple timers at the same time 010: UE (update event) signal is used as TRGO 011/100/111: RFU Note: The slave timer or ADC must enable the working clock in advance to receive the TRGO sent by the master timer
3:0	-	RFU, Reserved, read as 0

28.5.3 BSTIM Interrupt enable register (BSTIM_IER)

NAME	BSTIM_IER							
Offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							

access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	U-0							
								R/W-0

bit	name	functional description
31:1	-	RFU: Reserved, read as 0
0	UIE	Update event Interrupt Enable 0: disable update event interrupt 1: Allow update event interrupts

28.5.4 BSTIM Interrupt flag register (BSTIM_ISR)

	BSTIM_ISR							
Offset	0x00000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	U-0							
								R/W-0

bit	name	functional description
31:1	-	RFU: Reserved, read as 0
0	UIF	Update event Interrupt Flag, write 1 to flag When the following events occur, the UIF bit is set and the shadow register is updated -UDIS=0, the counter overflows -In the case of URS=0 and UDIS=0, the software sets the bitUG register to initialize the counter -In the case of URS=0 and UDIS=0, the trigger event initializes the counter

28.5.5 BSTIM Event generation register (BSTIM_EGR)

NAME	BSTIM_EGR							
Offset	0x00000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							

access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	U-0							

bit	name	functional description
31:1	-	RFU: Reserved, read as 0
0	UG	Software Update event, software sets this register to generate Update event, hardware automatically clears (User Generate) When the software sets bitUG, it will reinitialize the counter and update the shadow register, and the prescaler counter will be cleared.

28.5.6 BSTIM Counter register (BSTIM_CNT)

NAME	BSTIM_CNT							
Offset	0x00000024							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	CNT[31:24]							
access	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	CNT[23:16]							
access	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	CNT[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	CNT[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:0	CNT	Counter

28.5.7 BSTIM Prescaler register (BSTIM_PSC)

NAME	BSTIM_PSC							
Offset	0x00000028							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	PSC[31:24]							
access	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	PSC[23:16]							

access	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	PSC[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	PSC[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:0	PSC	Counter Clock Prescaler $f_{CK_CNT} = f_{CK_PSC}/(PSC[31:0]+1)$ This is a preload register, and its content is loaded into the shadow register when the update event occurs

28.5.8 BSTIM Auto-reload register (BSTIM_ARR)

NAME	BSTIM_ARR							
Offset	0x0000002C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	ARR[31:24]							
access	R/W-1111 1111							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	ARR[23:16]							
access	R/W-1111 1111							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	ARR[15:8]							
access	R/W-1111 1111							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	ARR[7:0]							
access	R/W-1111 1111							

bit	name	functional description
31:0	ARR	Auto-Reload Register This is a preload register, and its content is loaded into the shadow register when the update event occurs

29 Low Power Timer (LPTIM32)

29.1 Introduction

LPTIM32 is a 32bits low power timer/counter module. By selecting the appropriate operating clock, LPTIM32 keeps running in various low-power modes and consumes very low power. LPTIM32 can even operate without an internal clock. Therefore, the function of external pulse counting in sleep mode can be realized. In addition, LPTIM32 in combination with an external input trigger signal, a low-power timeout wake-up function can be implemented

The main features of LPTIM32:

- 1 independent 32-bit upcounter
- 3bit asynchronous clock prescaler with 8 dividing factors(1、2、4、8、16、32、64、128)
- Optional operating clock:
 - Internal clock source: LSCLK, LPOSC, APBCLK, RCMF, ADC conversion end signal
 - External clock source: LPT_ETR(With analog filtering)
- Two-channel 32bit capture/compare register
- 32bit Auto Reload Register
- Input polarity selection
- Clockless external pulse counting
- Externally triggered wakeup from sleep timeout
- 32bit PWM output
- 32bit input signal capture, support DMA

29.2 Block Diagram




Figure 29-1 LPTIM32 Block Diagram

29.3 Timer Function

LPTIM32 supports 4 timer operating modes: general timer, external pulse triggered counting, external asynchronous pulse counting, and Timeout mode.

29.3.1 General Timer

When LPTIM_CFGR.TMODE=00, LPTIM32 is general timer operation mode.

- CLK_LPT clock counting after using multiplexed selection
- Configure the OPCCR2.LPTCKS register to select the appropriate count clock
- There is a synchronization process of two count clocks after the LPTIM_CR.EN enable is set
- When enabled, the timer starts counting up until the count value is equal to LPTIM_ARR.ARR

Single count and continuous count

LPTIM32 has two counting modes - single count and continuous count.

Continuous counting mode: The counter starts and stays running until it is turned off. The counter reaches the target value (ARR) and then returns to 0 to restart counting and generates an overflow interrupt.

Single counting mode: When the counter is triggered, it counts to the target value (ARR) and then returns to 0 and stops automatically, generating an overflow interrupt while the hardware

automatically clears the LPTIM_CR.EN.

29.3.2 External Pulse Trigger Counting

In external pulse trigger counting mode (LPTIM_CFGR.TMOD=01), LPTIM32 uses the signal input from LPT32_ETR pin as the trigger signal. LPT32_ETR signal is first sampled and synchronized by LPTIM32 operating clock, and then can trigger the timer increment on its rising edge, falling edge or rising falling edge. Since it is necessary to use CLK_LPT to sample and identify the changing edge of the LPT32_ETR signal, it is required here that the effective level width of the ETR input signal must be greater than two times the CLK_LPT period. The software can set which edge of LPT32_ETR is counted by LPTIM32 through LPTIM_CFGR.TRIGCFG register.

The following figure shows an example of LPT32_ETR triggered counting on rising edge.




Figure 29-2External ETR pulse rising edge triggers counting

29.3.3 External Asynchronous Pulse Counting

In external asynchronous pulse counting mode (LPTIM_CFGR.TMOD=10), the LPTIM32 uses the signal input from the LPT32_ETR pin directly as the counting clock (Need to configure PSCSEL=1 and LPTINSEL=0). In this case, the LPTIM32 works fully asynchronously and does not need to enable any internal clock. The software can select whether the timer uses ETR rising or falling edge counting via LPTIM_CFGR.EDGESEL. Since any disturbing signal on the LPT32_ETR pin in this mode may cause the timer to malfunction, it is recommended to enable the ETR input analog filtering function, which is able to filter out glitch signals within about 100ns.

The following figure shows an example of external asynchronous pulse counting on falling edge.




Figure 29-3 External ETR pulse asynchronous counting (falling edge)

29.3.4 Timeout mode

In Timeout mode (LPTIME_CFGR.TMODE=11), the LPTIM32 uses the signal input from the LPT32_ETR pin as the trigger signal and the timer works with the internal clock CLK_LPT. After the timer starts in Timeout mode, it does not start counting immediately, but waits for the first valid edge of the LPT32_ETR signal to arrive. When the first valid edge arrives, the timer is triggered to start free counting, and thereafter each new valid edge of ETR clears the counter and starts counting again. According to the actual frequency of the external input ETR signal, the counter operating clock and overflow limit (ARR) shall be reasonably configured to keep the timer from overflowing. If the timer overflows, it means no expected ETR event arrives within the specified time interval, then the timer generates an overflow interrupt, the count value returns to 0, and the LPTIM_CR.EN is automatically cleared to end the counting process.

After the LPT32_ETR signal is sampled and synchronized by the LPTIM32 operating clock, it can trigger the counter to clear and restart at its rising edge, falling edge or both edges. Since it is necessary to sample and identify the changing edge of the LPT32_ETR signal using CLK_LPT, it is required that the effective level width of the ETR input signal must be greater than two times the CLK_LPT period. The software can set which edge of LPT32_ETR is counted by LPTIM32 through LPTIM_CFGR.TRIGCFG register.

The following figure is an example of using LPT32_ETR rising edge clearing in timeout mode and eventually overflowing.




Figure 29-4 Time Out mode

Using Time Out mode and enabling the LPTIM interrupt, the time-out wake-up function triggered by external signals can be realized when the chip is in sleep mode. At this time, as long as there is a periodic signal input on the LPT32_ETR pin, it can keep the chip in sleep. If no trigger signal arrives within the specified time, the LPTIM timeout overflow interrupt will wake up the chip.

29.4 Capture/Compare function

LPTIM32 comes with two independent 32bit capture/compare channels, with 32bit timer as time base, combined with CCRx register. LPTIM32 supports two channels of 32bit PWM output, or 32bit input capture function.

29.4.1 32bit PWM

Both independent capture/compare channels of LPTIM32 can output 32bit PWM waveforms. The PWM function requires the capture/compare channels to be configured as compare outputs.

After PWM function is enabled, LPTIM32 starts counting from 0x0000_0000, LPTIM_CCSR. POLAR register can configure the polarity of the output waveform. POLAR=1, when the count value is less than the comparison value (CCRx), the output is set high, when the count value is equal to the comparison value (CCRx), the output is low, and the count value is equal to the target

value (ARR) and the output is high. The PWM period is determined by the ARR register and the duty cycle is determined by the CCRx register.

To implement PWM output function, LPTIM.CCxS needs to be configured to 10, at which time LPT_CHx becomes the output channel and the corresponding GPIO automatically enables the output function (the software needs to configure the GPIO as a digital peripheral function).

The following figure shows an example of PWM output with POLAR=1.




Figure 29-5 PWM output

29.4.2 Input Capture

The LPTIM32's two capture/compare channels enable two independent input signal period or level width capture functions. The input signal capture function can be used in conjunction with DMA to enable automatic handling of multiple consecutive capture results.

The input capture can be configured to capture on the rising edge, falling edge, or both edge of the input signal. Each time a capture occurs, the CAPxEDGE register indicates whether the current capture is a rising or falling edge.

Channel 1 of LPTIM32 can capture the external pin input or chip internal clock signal (XTLF, LPOS, RCMF_PSC). The period capture of internal clock signal can be used for clock frequency calibration with software; while channels 2 can only capture the external pin input signal.

After enabling the input mode, the 32bit counter is free to count as a time base. When a valid edge of the captured signal arrives, the current count value is latched into the CCRx register and a capture interrupt is generated; if the DMA function is enabled, CCRx will also be read by DMA and written to the specified address in RAM at the same time. The capture interrupt flag is automatically cleared by hardware when the CCRx register is read by software or DMA, the

capture interrupt flag can also be cleared by software by writing 1 in addition. When the capture interrupt flag is not cleared and a new capture event arrives, the capture conflict interrupt flag (CAPxOVR) will be set.

The following figure shows an example of capturing the rising and falling edges of the input signal.




Figure 29-6 PWM output

29.5 Register

Offset	Name	Symbol
LPTIM(Base Address:0x40013400)		
0x00000000	LPTIM Config Register	LPTIM_CFGR
0x00000004	LPTIM Counter Register	LPTIM_CNT
0x00000008	LPTIM Capture/Compare Control and Status Register	LPTIM_CCSR
0x0000000C	LPTIM Auto-Reload Register	LPTIM_ARR
0x00000010	LPTIM Interrupt Enable Register	LPTIM_IER
0x00000014	LPTIM Interrupt Status Register	LPTIM_ISR
0x00000018	LPTIM Control Register	LPTIM_CR
0x00000020	LPTIM Capture/Compare Register1	LPTIM_CCR1
0x00000024	LPTIM Capture/Compare Register2	LPTIM_CCR2

29.5.1 LPTIM Config Register (LPTIM_CFGR)

NAME	LPTIM_CFGR							
Offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	PSCSEL	LPTINS EL	DIVSEL			-	
access	U-0	R/W-0	R/W-0	R/W-000			U-0	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	EDGES EL	TRIGCFG		-		ONST	TMOD	
access	R/W-0	R/W-00		U-0		R/W-0	R/W-00	

bit	name	functional description
31:25	-	RFU: Reserved, read as 0
24	ETR_AFEN	External Trigger Input Analog Filter Enable 0:Disable analog filtering 1:Enable analog filtering, the filter width is about 100ns
23:15	-	RFU: Reserved, read as 0
14	PSCSEL	Prescaler Input Select 0:CLKSELselected clock 1:LPTINSELselected signal
13	LPTINSEL	External Trigger Input Source Select 0: Pin input 1:ADC_EOC

bit	name	functional description
12:10	DIVSEL	Counter Clock Divider Select 000:divided-by-1 001: divided-by-2 010: divided-by-4 011: divided-by-8 100: divided-by-16 101: divided-by-32 110: divided-by-64 111: divided-by-128
9:8	-	RFU: Reserved, read as 0
7	EDGESEL	ETR Clock Edge Select 0:Rising edge count of LPT_ETR 1:Falling edge count of LPT_ETR
6:5	TRIGCFG	External Trigger Edge Selection (Need to use internal clock to synchronize sampling LPT_ETR) 00:LPT_ETR input signal rising edge trigger 01:LPT_ETR input signal falling edge trigger 10/11:External input signal rising and falling edge trigger
4:3	-	RFU: Reserved, read as 0
2	ONST	One State Timer Enable 0: Continuous counting mode: the counter is triggered and remains running until it is turned off. The counter reaches the target value and returns to 0 to restart counting and generates an overflow interrupt. 1:Single count mode: the counter is triggered and counts back to 0 after reaching the target value and stops automatically, generating an overflow interrupt.
1:0	TMOD	Timer operation Mode 00:General Timer Mode 01: External pulse trigger counting mode 10:External asynchronous pulse counting mode 11:Timeoutmode

29.5.2 LPTIM Counter Register (LPTIM_CNT)

NAME	LPTIM_CNT							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	CNT32[31:24]							
access	R-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	CNT32[23:16]							
access	R-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	CNT32[15:8]							
access	R-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	CNT32[7:0]							
access	R-0000 0000							

bit	name	functional description
31:0	CNT32	Counter 32bits-wide,read only

29.5.3 LPTIM Capture/Compare Control and Status Register (LPTIM_CCSR)

NAME	LPTIM_CCSR							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-				CAP2SSEL		CAP1SSEL	
access	U-0				R/W-00		R/W-00	
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-		CAP2ED GE	CAP1ED GE	CAPCFG2		CAPCFG1	
access	U-0		R-0	R-0	R/W-00		R/W-00	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-		POLAR2	POLAR1	CC2S		CC1S	
access	U-0		R/W-0	R/W-0	R/W-00		R/W-00	

bit	name	functional description
31:20	-	RFU: Reserved, read as 0
19:18	CAP2SSEL	Channel 2 Capture Source Select 00:GPTIM0_TRGO 01:GPTIM1_TRGO 10:ATIM_TRGO 11:LPT32_CH2input
17:16	CAP1SSEL	Channel 1 Capture Source Select 00:LPT32_CH1input 01:XTLF 10:LPOSC 11:RCMF_PSC
15:14	-	RFU: Reserved, read as 0
13	CAP2EDGE	Channel2 Captured Edge, update when CC2IF is set 0:Falling edge 1:Rising edge
12	CAP1EDGE	Channel 1 Captured Edge, update when CC1IF is set 0:Falling edge 1:Rising edge
11:10	CAP2CFG	Channel 2 Capture Edge Config 00:Rising edge capture 01:Falling edge capture 10:Rising and falling edge capture 11:RFU
9:8	CAP1CFG	Channel 1 Capture Edge Config 00:Rising edge capture 01:Falling edge capture 10:Rising and falling edge capture 11:RFU
7:6	-	RFU: Reserved, read as 0

bit	name	functional description
5	POLAR2	Channel 2 Compare Output Polarity 0:Positive waveform, starts at low, set high when the count value == compare value, restored to low when the count value == ARR 1:Negative polarity waveform, positive polarity waveform is reversed
4	POLAR1	Channel 1 Compare Output Polarity 0: Positive waveform, starts at low, set high when the count value == compare value, restored to low when the count value == ARR 1: Negative polarity waveform, positive polarity waveform is reversed
3:2	CC2S	Channel 2 Capture/Compare Select 00,11:Disable channel 2 capture/compare function 01:Enable channel 2 capture function(LPT32_CH2is input) 10:Enable channel 2 comparison function (LPT32_CH2is output)
1:0	CC1S	Channel 1 Capture/Compare Select 00,11: Disable channel 1 capture/compare function 01:Enable channel 2 capture function(LPT32_CH1is input) 10:Enable channel 2 comparison function (LPT32_CH1is output)

29.5.4 LPTIM Auto-Reload Register (LPTIM_ARR)

NAME	LPTIM_ARR							
Offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	ARR[31:24]							
access	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	ARR[23:16]							
access	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	ARR[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	ARR[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:0	ARR	Auto-Reload Register When the counter count is equal to ARR, the counter returns to its initial value and starts counting up again

29.5.5 LPTIM Interrupt Enable Register (LPTIM_IER)

NAME	LPTIM_IER							
Offset	0x00000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16

name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	OVR2IE OVR1IE							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	TRIGIE OVIE CC2IE CC1IE							
access	U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0							

bit	name	functional description
31:10	-	RFU: Reserved, read as 0
9	OVR2IE	Channel 2 Over-Capture Interrupt Enable 1:Enable Interrupt 0:Disable Interrupt
8	OVR1IE	Channel 1 Over-Capture Interrupt Enable 1:Enable Interrupt 0:Disable Interrupt
7:4	-	RFU: Reserved, read as 0
3	TRIGIE	External Trigger Interrupt Enable 1:External trigger arrival interrupt enable 0:External trigger arrival interrupt disable
2	OVIE	Counter Over-Flow Interrupt Enable 1:Counter overflow interrupt enable 0:Counter overflow interrupt disable
1	CC2IE	Capture/Compare Channel 2 Interrupt Enable 1:Capture/compare channel 2 interrupt enable 0:Capture/compare channel 2 interrupt disable
0	CC1IE	Capture/Compare Channel 1 Interrupt Enable 1:Capture/compare channel 1 interrupt enable 0:Capture/compare channel 1 interrupt disable

29.5.6 LPTIM Interrupt Status Register (LPTIM_ISR)

NAME	LPTIM_ISR							
Offset	0x00000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	CAP2OV R CAP1OV R							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	TRIGIF OVIF CC2IF CC1IF							
access	U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0							

bit	name	functional description
31:10	-	RFU: Reserved, read as 0
9	CAP2OVR	Channel 2 Over-Capture Interrupt Flag, hardware set, write 1 to clear by software 1:In input capture mode, a new capture occurs when CC2IF is 1, and overrun occurs 0: No overrun occurred
8	CAP1OVR	Channel 1 Over-Capture Interrupt Flag, hardware set, write 1 to clear by software 1:In input capture mode, a new capture occurs when CC1IF is 1, and overrun occurs 0:No overrun occurred
7:4	-	RFU: Reserved, read as 0
3	TRIGIF	External Trigger Interrupt Flag, write 1 to clear 1:External trigger arrival interrupt generation 0:No interrupt generation
2	OVIF	Counter Over-Flow Interrupt Flag, write 1 to clear 1:Counter overflow interrupt generated 0:No interrupt generation
1	CC2IF	Capture/Compare Channel 2 Interrupt Flag, hardware set, write 1 to clear by software 1:Counter value and comparison value 2 match, or a capture event occurs 0:No interrupt generation
0	CC1IF	Capture/Compare Channel 1 Interrupt Flag, hardware set, write 1 to clear by software 1:Counter value and comparison value 1 match, or a capture event occurs 0:No interrupt generation

29.5.7 LPTIM Control Register (LPTIM_CR)

NAME	LPTIM_CR							
Offset	0x00000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	U-0							

bit	name	functional description
31:1	-	RFU: Reserved, read as 0
0	EN	LPTIM Enable 1:Enable counter 0:Disable counter

29.5.8 LPTIM Capture/Compare Register1 (LPTIM_CCR1)

NAME	LPTIM_CCR1							
Offset	0x00000020							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	CCR1[31:24]							
access	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	CCR1[23:16]							
access	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	CCR1[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	CCR1[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:0	CCR1	Channel1 Capture/Compare Register

29.5.9 LPTIM Capture/Compare Register2 (LPTIM_CCR2)

NAME	LPTIM_CCR2							
Offset	0x00000024							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	CCR2[31:24]							
access	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	CCR2[23:16]							
access	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	CCR2[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	CCR2[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:0	CCR2	Channel2 Capture/Compare Register

30 Real-time clock (RTC)

30.1 Introduction

The Real-time Clock (RTC) module maintains accurate timing for long periods of time, consumes very low power, and works in all power consumption modes.

The main features are as follows:

- BCD time format, complete perpetual calendar (00~99 years)
- Periodic wake-up interrupt
- Alarm interrupt
- Configurable periodic timing signal output
- Digital adjustment, accuracy +/-0.476ppm
- Feedback resistor integration
- RTC timing section registers are not reset

30.2 Block diagram




Figure 30-1 RTC block diagram

The LTBC module is a low power time base counter module used to generate the low speed operating clock required by the system, see LTBC function introduction for specific description.

The RTC_TICK module is mainly used to generate the second pulse signal sec_tick that jumps every second and the 2Hz,4Hz,8Hz,16Hz and other signals needed to generate interrupts. The sec_tick signal is output to the RTC_COUNTER module to realize the counter synchronization of the perpetual calendar.

The RTC_Counter module is the perpetual calendar implementation module of RTC, including a second counter, a minute counter, an hour counter, a day counter, a week counter, a month counter, and a year counter. The module enables automatic recognition of leap years.

30.3 Working principle

The RTC is not reset after power-up, so it is required to set the current time by software before normal operation. The time clock uses 32.768KHz crystal oscillator. Since the crystal oscillator may fail, in order to ensure reliability, the fail detection circuit is enabled to continuously detect the 32.768KHz oscillator output and generate an alarm interrupt if it is found to fail. Meanwhile, the software can configure whether to automatically switch the RTC clock to LPOSC when XTLF stops vibration. If this function is enabled, the RTC time will have a certain error, but it will not stop; if the automatic switching is not enabled, it can also be handled by the software after responding to the vibration stop interruption.

30.3.1 Low-power time base counter (LTBC)

The low power time base counter (LTBC) module is used to generate the low speed operating clock required by the system. Its functions include:

- Get 64Hz RTC and IWDT working clock by prescaling LSCLK
- Digital calibration of the RTC clock can be achieved by adjusting the count period, the minimum step size can be achieved by adjusting once every 32s is 0.952ppm, and the theoretical accuracy after adjustment is +/-0.476ppm
- Precise second time mark can be obtained by using PLL virtual calibration
- Generate 1KHz, 256Hz, 64Hz, 16Hz, 4Hz, 1Hz periodic interrupts, of which 1K and 256Hz are uncalibrated and the others are digitally calibrated (if digital calibration is enabled)
- The 64Hz prescaler circuit is not affected by chip reset
- 1/256s precision timing




Figure 30-2 LTBC block diagram

30.3.2 LTBC digital calibration

LTBC is mainly composed of a synchronous prescaler counter, an asynchronous divider counter, a clock calibration value register, a virtual calibration circuit and a control register.

The purpose of digital calibration is to enable the RTC to obtain averagely accurate timing over a longer period of time. Since the clock source of the RTC is 32768Hz, the minimum step of digital calibration is 30.5us, and if it is adjusted once in 1 second, the maximum accuracy can only reach 30.517ppm. To get higher accuracy, the adjustment must be made in longer period. FM33LC0xx takes 32s as a calibration cycle, and each cycle can be adjusted from 0 to +/-511 32768Hz clock cycles, so the highest accuracy is $30.5\text{us}/32\text{s}=0.952\text{ppm}$, the maximum adjustment range is $+/- (511 * 30.517\text{us}/32\text{s}) = +/- 487\text{ppm}$, and the average minimum clock error after adjustment is $+/- 0.476\text{ppm}$.

The calibration value consists of 10bit registers, where the highest bit is the sign bit, indicating the increase or decrease of the count value, and the remaining 9bit indicates the absolute value of the increase or decrease. In order to improve the average accuracy per second and avoid large second-to-second jitter, the calibration value is distributed equally within each second, which is implemented as follows.

In addition to the highest sign bit, the remaining 9 bits can be divided into a high 4-bit public value and a 5-bit private value, where the public value indicates the value to be adjusted every second within 32s, and the private value indicates the need to add or subtract 1 in some seconds within 32s.

Bit9	Bit[8:5]	Bit[4:0]
Sign	Common Value (C)	Differential Value (D)

The calibration value formula can be expressed as follows: Correction(ppm) = (C*32 + D)*30.517/32000000

Assuming that the clock increase by 0.953ppm, which is equivalent to only 30.5us in 32s, the calibration value is written as 0_0000_00001, so the public value is 0 and the private value is 1, only need to add 1 to a second period within 32s. And assuming that the clock increase by 487ppm, which is equivalent to 511 30.5us in 32s, the calibration value is written as 0_1111_11111111, the public value is 15, the private value is 31, which means that 15 is added every second in 32s, and there are 31s which0 need to add 1 extra.

Example of calibration value.

ppm	ADJUST ^[1]	Common	Differential	Expression
0.953	0_0000_00001	0	1	1*30.517/32000000
-125.88	1_0100_00100	4	4	(4*32+4)*30.517/32000000
32.42	0_0001_00010	1	2	(1*32+2)*30.517/32000000
487.32	0_1111_11111	15	31	(15*32+31)*30.517/32000000

Note:

[1] ADJUST: Clock Error Adjustment Register

To avoid timing conflicts, the software should update ADJUST and start clock calibration after the second interrupt.

Take ADJUST=0_0001_00000 as an example, add a 32768Hz period at the end of each second.

30.3.3 BCD clock

- Second count

The second counter only needs 7 bits, counting from 0 to 59, where bit[3:0] is 1 second unit, counting range 0-9; bit[6:4] is 10 seconds unit, counting range 0-5. When the count is full 60s, the second incoming signal is triggered to add 1 to the minute counter.

Bit6-4	Bit3-0
0-5	0-9

- **Minute count**

The minute counting also requires only 7 bits, and the counting range is the same as seconds, so the implementation method is same.

Bit6-4	Bit3-0
0-5	0-9

- **Hour count**

Hour count range from 0 to 24 with only 6 bits.

Bit5-4	Bit3-0
0-2	0-9

- **Day count**

The day count range is 1-31, only 6 bits, starting from 1, counting up to 28/29/30/31 according to the month and leap year, and triggering the day-in signal to add 1 to the month counter when the count is full.

Bit5-4	Bit3-0
0-3	0-9

- **Week count**

The week count range is 0-6 with only 3 bits and cycle count from 0 to 6.

Bit2-0
0-6

- **Month count**

The month count range is 1-12, only 5bit, counting from 1 to 12, and triggering the month-in signal to add 1 to the year counter when the count is full.

Bit4	Bit3-0
0-1	0-9

- **Year count**

The annual counting range is 0-99, which takes 8bit and cycle from 0 to 99.

Bit7-4	Bit3-0
0-9	0-9

30.3.4 RTC enable and disable

RTC works automatically after power on. The software should set the current time after the 32.768K crystal oscillator is fully activated; the chip uses internal ring oscillator before the crystal oscillator is stable, the deviation is large.

If the software disables XTLF and does not switch LSCLK to LPOSC, the RTC stops timing.

30.3.5 RTC time setting

Software can set the RTC BCD registers directly at any time, usually it is recommended to set the time after XTLF is fully started; since the operation of setting the time register is asynchronous with the RTC timing, it is recommended that the software set the time after the second interrupt event and read out the time value for verification after the time setting.

Note that the hardware does not check the time validity, the software must ensure that the written BCD time is correct.

The FM33LC0xx also supports ms-level timing, i.e. the time can be set to 3.9ms level accuracy (1/256s). In addition, when the software writes the second time, the hardware automatically clears the 64Hz->1Hz intersecond counter to achieve second alignment.

In order to improve the anti-interference capability, FM33LC0xx provides time write protection function. 0xACACACAC must be written to the write protection register before the time register can be rewritten. After the time setting is completed, the software can prohibit the writing of time registers by writing any other value to restore the write protection.

30.3.6 RTC time reading

Time reading mode 1:

- Read the current time register value
- Read the current time register value again
- If the contents of the 2 readings are same, it is the correct current time; if the contents of the

two readings are not same, repeat the first two steps.




Figure 30-3 RTC time reading flow chart

Time reading mode 2:

Reading the time register immediately by software after 1s interrupt occurs, which ensures that the correct current time value is read.

30.3.7 Leap Year determination

The RTC module of FM33LC0xx automatically determines the leap year.

Leap year condition: $(\text{mod } 400 == 0)$ or $(\text{mod } 4 == 0 \text{ and mod } 100 <> 0)$

30.4 Register

Offset	Name	Symbol
RTC(base address:0x40011000)		
0x000000000	RTC Write Enable Register	RTC_WER
0x000000004	RTC Interrupt Enable Register	RTC_IER
0x000000008	RTC Interrupt Status Register	RTC_ISR
0x00000000C	BCD format time second registers	RTC_BCDSEC
0x000000010	BCD format time minute registers	RTC_BCDMIN
0x000000014	BCD format time hour registers	RTC_BCDHOUR
0x000000018	BCD format time day registers	RTC_BCDDAY
0x00000001C	BCD format time week registers	RTC_BCDWEEK
0x000000020	BCD format time month registers	RTC_BCDMONTH
0x000000024	BCD format time year registers	RTC_BCDYEAR
0x000000028	RTC Alarm Register	RTC_ALARM
0x00000002C	RTC Time Mark Select Register	RTC_TMSEL
0x000000030	RTC time Adjust Register	RTC_ADJUST
0x000000034	RTC time Adjust Sign Register	RTC_ADSIGN
0x00000003C	RTC Sub-Second Counter Register	RTC_SBSCNT
0x000000070	RTC Backup Registers 0	RTC_BKR0
0x000000074	RTC Backup Registers 1	RTC_BKR1
0x000000078	RTC Backup Registers 2	RTC_BKR2
0x00000007C	RTC Backup Registers 3	RTC_BKR3
0x000000080	RTC Backup Registers 4	RTC_BKR4
0x000000084	RTC Backup Registers 5	RTC_BKR5
0x000000088	RTC Backup Registers 6	RTC_BKR6
0x00000008C	RTC Backup Registers 7	RTC_BKR7

30.4.1 RTC Write Enable Register(RTC_WER)

NAME	RTC_WER							
Offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	U-0							
	WE							
	R/W-0							

bit	name	functional description
31:1	-	RFU: Reserved, read as 0
0	WE	RTC Write Enable Register When the CPU writes 0xACACACAC to RTCWE, the CPU is allowed to write the initial value to the BCD time register of RTC, and then RTCWE is set to 1. When the CPU writes any value not 0xACACACAC to RTCWE, the write protection is restored, and then RTCWE is cleared to 0.

30.4.2 RTC Interrupt Enable Register(RTC_IER)

NAME	RTC_IER							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-			ADJ_IE	ALARM_IE	1KHZ_IE	256HZ_IE	64HZ_IE
access	U-0			R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
name	16HZ_IE	8HZ_IE	4HZ_IE	2HZ_IE	SEC_IE	MIN_IE	HOUR_IE	DAY_IE
access	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:13	-	RFU: Reserved, read as 0
12	ADJ_IE	Time Adjust Interrupt Enable 1:Interrupt enable 0:Interrupt disable
11	ALARM_IE	Alarm Interrupt Enable 1:Interrupt enable 0:Interrupt disable
10	1KHZ_IE	1KHz Periodic Interrupt Enable 1:Interrupt enable 0:Interrupt disable
9	256HZ_IE	256Hz Periodic Interrupt Enable 1:Interrupt enable 0:Interrupt disable
8	64HZ_IE	64Hz Periodic Interrupt Enable 1:Interrupt enable 0:Interrupt disable
7	16HZ_IE	16Hz Periodic Interrupt Enable 1:Interrupt enable 0:Interrupt disable
6	8HZ_IE	8Hz Periodic Interrupt Enable 1:Interrupt enable 0:Interrupt disable
5	4HZ_IE	4hz Periodic Interrupt Enable

bit	name	functional description
		1:Interrupt enable 0:Interrupt disable
4	2HZ_IE	2Hz Periodic Interrupt Enable 1:Interrupt enable 0:Interrupt disable
3	SEC_IE	Second Interrupt Enable 1:Interrupt enable 0:Interrupt disable
2	MIN_IE	Minute Interrupt Enable 1:Interrupt enable 0:Interrupt disable
1	HOUR_IE	Hour Interrupt Enable 1:Interrupt enable 0:Interrupt disable
0	DAY_IE	Day Interrupt Enable 1:Interrupt enable 0:Interrupt disable

30.4.3 RTC InterruptStatus Register(RTC_ISR)

NAME	RTC_ISR							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-		ADJ_IF	ALARM_IF	1KHZ_IF	256HZ_IF	64HZ_IF	
access	U-0			R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
name	16HZ_IF	8HZ_IF	4HZ_IF	2HZ_IF	SEC_IF	MIN_IF	HOUR_IF	DAY_IF
access	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:13	-	RFU: Reserved, read as 0
12	ADJ_IF	Time Adjust Interrupt Flag, write 1 to clear 1:Interrupt set 0:No interrupt generation
11	ALARM_IF	Alarm Interrupt Flag, write 1 to clear 1:Interrupt set 0:No interrupt generation
10	1KHZ_IF	1KHz Periodic Interrupt Flag, write 1 to clear 1:Interrupt set 0:No interrupt generation
9	256HZ_IF	256Hz Periodic Interrupt Flag, write 1 to clear 1:Interrupt set 0:No interrupt generation

bit	name	functional description
8	64HZ_IF	64Hz Periodic Interrupt Flag, write 1 to clear 1:Interrupt set 0:No interrupt generation
7	16HZ_IF	16Hz Periodic Interrupt Flag, write 1 to clear 1:Interrupt set 0:No interrupt generation
6	8HZ_IF	8Hz Periodic Interrupt Flag, write 1 to clear 1:Interrupt set 0:No interrupt generation
5	4HZ_IF	4Hz Periodic Interrupt Flag, write 1 to clear 1:Interrupt set 0:No interrupt generation
4	2HZ_IF	2Hz periodic Interrupt Flag, write 1 to clear 1:Interrupt set 0:No interrupt generation
3	SEC_IF	Second Interrupt Flag, write 1 to clear 1:Interrupt set 0:No interrupt generation
2	MIN_IF	Minute Interrupt Flag, write 1 to clear 1:Interrupt set 0:No interrupt generation
1	HOUR_IF	Hour Interrupt Flag, write 1 to clear 1:Interrupt set 0:No interrupt generation
0	DAY_IF	Day Interrupt Flag, write 1 to clear 1:Interrupt set 0:No interrupt generation

30.4.4 BCD Format Time Second Registers(RTC_BCDSEC)

NAME	RTC_BCDSEC							
Offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	SEC							
access	R/W-xxx xxxx							

bit	name	functional description
31:7	-	RFU: Reserved, read as 0
6:0	SEC	Binary-Coded Decimal Format Seconds Register

30.4.5 BCD Format Time MinuteRegisters(RTC_BCDMIN)

名称	RTC_BCDMIN							
Offset	0x000000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	R/W-xxx xxxx							

bit	name	functional description
31:7	-	RFU: Reserved, read as 0
6:0	MIN	Binary-Coded Decimal Format Minutes Register

30.4.6 BCD Format Time HourRegisters(RTC_BCDHOUR)

NAME	RTC_BCDHOUR							
Offset	0x000000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	R/W-xx xxxx							

bit	name	functional description
31:6	-	RFU: Reserved, read as 0
5:0	HOUR	Binary-Coded Decimal Format Hours Register

30.4.7 BCD Format Time DayRegisters(RTC_BCD DAY)

NAME	RTC_BCD DAY							
Offset	0x000000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	R/W-xx xxxx							

bit	name	functional description
31:6	-	RFU: Reserved, read as 0
5:0	DAY	Binary-Coded Decimal Format Date Register

30.4.8 BCD Format Time WeekRegisters(RTC_BCD WEEK)

NAME	RTC_BCD WEEK							
Offset	0x00000001C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	U-0							

bit	name	functional description
31:3	-	RFU: Reserved, read as 0
2:0	WEEK	Binary-Coded Decimal Format Week Register

30.4.9 BCD Format Time MonthRegisters(RTC_BCD MONTH)

名称	RTC_BCD MONTH
Offset	0x000000020

bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access				U-0				
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access				U-0				
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access				U-0				
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				MONTH			
access	U-0				R/W-x xxxx			

bit	name	functional description
31:5	-	RFU: Reserved, read as 0
4:0	MONTH	Binary-Coded Decimal Format Month Register

30.4.10 BCD Format Time YearRegisters(RTC_BCDYEAR)

NAME	RTC_BCDYEAR							
Offset	0x00000024							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access				U-0				
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access				U-0				
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access				U-0				
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name			YEAR					
access				R/W-xxxx xxxx				

bit	name	functional description
31:8	-	RFU: Reserved, read as 0
7:0	YEAR	Binary-Coded Decimal Format Year Register

30.4.11 RTC AlarmRegisters(RTC_ALARM)

NAME	RTC_ALARM							
Offset	0x00000028							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access				U-0				
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16

name	-								HOUR							
access	U-0								R/W-00 0000							
bit	Bit15	Bit14	BIT13	BIT12	BIT11	BIT10	Bit9	Bit8								
name	-								MIN							
access	U-0								R/W-000 0000							
bit	Bit7	Bit6	BIT5	BIT4	BIT3	BIT2	Bit1	Bit0								
name	-								SEC							
access	U-0								R/W-000 0000							

bit	name	functional description
31:22	-	RFU: Reserved, read as 0
21:16	HOUR	Alarm Hour Register
15	-	RFU: Reserved, read as 0
14:8	MIN	Alarm Minute Register
7	-	RFU: Reserved, read as 0
6:0	SEC	Alarm Second Register

30.4.12 RTC Time Mark SelectRegister(RTC_TMSEL)

NAME	RTC_TMSEL															
Offset	0x0000002C															
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24								
name	-															
access	U-0															
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16								
name	-															
access	U-0															
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8								
name	-															
access	U-0															
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0								
name	-															
access	TMSEL															
bit	U-0								R/W-0000							

bit	name	functional description
31:4	-	RFU: Reserved, read as 0
3:0	TMSEL	Frequency output selection signal (Time Mark Select) 0000:RFU 0001:RFU 0010: Output second counter feed signal, high level width 1s 0011:Output minute counter feed signal, high level width 1s 0100: Output hour counter feed signal, high level width 1s 0101: Output day counter feed signal, high level width 1s 0110:Output alarm clock matching signal

bit	name	functional description
		0111:Output 32 seconds square wave signal 1000:RFU 1001:Reverse output second counter feed signal 1010:Reverse output minute counter feed signal 1011:Reverse output hour counter feed signal 1100: Reverse output day counter feed signal 1101:Reverse output alarm clock match signal 1110:RFU 1111:Output RTC internal second time scale square wave

30.4.13 RTC Time AdjustRegister(RTC_ADJUST)

NAME	RTC_ADJUST							
Offset	0x00000030							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	ADJUST [8]							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	R/W-xxxx xxxx							
access	R/W-xxxx xxxx							

bit	name	functional description
31:9	-	RFU: Reserved, read as 0
8:0	ADJUST	LTBC compensation adjustment value (Time Adjust)

30.4.14 RTC Time AdjustSign Register(RTC_ADSIGN)

NAME	RTC_ADSIGN							
Offset	0x00000034							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							

bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name				-				ADSIGN
access				U-0				R/W-x

bit	name	functional description
31:1	-	RFU: Reserved, read as 0
0	ADSIGN	LTBCcompensation direction (Adjust Sign) 0:Increase the initial value of the count 1: Decrease the initial value of the count

30.4.15 RTC Sub-Second Counter Register(RTC_SBSCNT)

NAME	RTC_SBSCNT							
Offset	0x0000003C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name					-			
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name					-			
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name					-			
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	MSCNT							
access	R/W-xxxx xxxx							

bit	name	functional description
31:8	-	RFU: Reserved, read as 0
7:0	MSCNT	Milli-Second counter value, effective digit 8bit, precision 3.9ms.

30.4.16 RTC Backup Registers x (RTC_BKRx)

NAME	RTC_BKRx(x=0,1,2,3,4,5,6,7)							
Offset	0x00000070 + x*0x04							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	BKP[31:24]							
access	R/W-xxxx xxxx							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	BKP[23:16]							
access	R/W-xxxx xxxx							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	BKP[15:8]							
access	R/W-xxxx xxxx							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	BKP[7:0]							
access	R/W-xxxx xxxx							

bit	name	functional description
31:0	BKP	RTC Backup Registers, readable and writable, no reset value

31 LCD display

31.1 Introduction

The LCD display driver module is used to drive segmented LCDs, capable of supporting 4, 6 and 8COM, with the maximum number of display segments being 128 segments (4COM), 180 segments (6COM) and 224 segments (8COM) respectively.

Main features:

- Maximum support for 8×28, 6×30, 4×32 display segments
- 1/3bias, 1/4bias
- 16 levels of gray scale adjustable
- LCD driver supports on-chip resistance type
- Support blinking function, and the blinking frequency is adjustable
- Support intermittent light-up function, light-up and off time can be configured
- Support full brightness and full extinction function
- Low power consumption, LCD driver can work in Active mode, Sleep mode and DeepSleep mode
- Supports both Type A and Type B LCD driver waveforms (configurable)
- Typical frame refresh rate 64Hz

31.2 Block diagram

The block diagram of the LCD display drive module is shown in Figure 31-1:




Figure 31-1 LCD display control module block diagram

31.3 IO configuration

The LCD driver circuit will occupy up to 36 GPIOs when operating. Before using the LCD, you need to set the pins used to the analog function ($\text{GPIO}_x\text{_FCR}=11$) and turn on the corresponding COMEN or SEGEN. If other analog functions are muxed onto same pin, software must guarantee all analog except for LCD will not use this pin.

31.4 Function description

31.4.1 Operating clock and display frame rate

The operating clock of the LCD driver circuit is LSCLK, whose typical frequency is around 32KHz. By configuring the DF register, the frame frequency of the LCD display can be set. The frame frequency is calculated by the following formula (note that DF cannot be 0).

COMnumber	Frame frequency (Hz)	
	Atype waveform	Btype waveform
4	$\text{LCD operating frequency}/(4 \times \text{DF}[7:0] \times 2)$	$\text{LCD operating frequency}/(4 \times \text{DF}[7:0] \times 4)$
6	$\text{LCD operating frequency}/(6 \times \text{DF}[7:0] \times 2)$	$\text{LCD operating frequency}/(6 \times \text{DF}[7:0] \times 4)$
8	$\text{LCD operating frequency}/(8 \times \text{DF}[7:0] \times 2)$	$\text{LCD operating frequency}/(8 \times \text{DF}[7:0] \times 4)$

Table 31-1 Frame frequency calculation formula

The following table gives an example of the relationship between the DF register values and frame frequency. Frame frequency is set to be around 60Hz typically.

Frame frequency (Hz)	Operating clock (Hz)	4COM		6COM		8COM	
		Atype	Btype	Atype	Btype	Atype	Btype
50	32768	82	41	54	27	41	20
58	32768	70	35	47	24	35	17
64	32768	64	32	42	21	32	16
70	32768	58	29	39	20	29	14
75	32768	54	27	36	18	27	13

Table 31-2 Relationship between typical frame frequency and DF

31.4.2 LCD Type A scan waveform

The following figure shows the schematic of the LCD scan waveform for a 1/4 duty, 1/3bias, Type A waveform. Only two common terminals are drawn here as examples.

The 4 common terminals will be activated in sequence. During the time when one common terminal is valid, the SEG outputs the appropriate level, which will be applied to the LCD panel together with the COM level, and the segment code with large voltage difference will be lighten, and the segment code with small voltage difference will not be lighten.

The 1/3 bias means that the LCD driver circuit is able to output 4 drive levels, which are obtained by distributing the bias voltage equally. The LCDBIAS register allows you to configure the VLCD bias voltage level, up to the supply voltage.




Figure 31-2 LCD drive waveform (1/4 duty, 1/3 bias, type A)

31.4.3 LCD Type B scan waveform

The following figure shows the schematic of the LCD scan waveform for a 1/4 duty, 1/3bias, Type B waveform. Only two common terminals are drawn here as examples.




Figure 31-3 LCD drive waveform (1/4 duty, 1/3 bias, type B)

31.4.4 On-chip resistor drive mode

In the on-chip resistor drive mode, the power supply voltage is divided equally through a divider resistor, and the divided voltage is buffered to enhance the drive strength, and the buffer output is connected to the waveform generation module to generate COM and SEG signals. This mode does not require off-chip equipment and has low power consumption.

The structure schematic is as follows.




Figure 31-4 LCD on-chip resistor buffer type drive circuit

The output impedance of the driver buffer is approximately 5Kohm.

The LCD drive voltage can be adjusted by configuring the LCDBIAS register, see section 31.4.6 "Bias Voltage Adjustment".

31.4.5 Display flick function

The software can set the FLICK bit in the display control register LCD_CR to 1 to enable the display flicking. After FLICK is enabled, the flicking frequency is determined according to the TON and TOFF register values. Before enabling the FLICK function, TON/TOFF should be set and ENMODE should be set to turn on the display. If TON/TOFF is not set, its reset value is 0 and the display will flick at 64Hz. If the display is not turned on first, the FLICK setting is invalid and there will be no display.


The minimum step of TON/TOFF is $T_{step} = COM * DF[7:0] * 2^16 / 32768\text{Hz}$, the actual ON/OFF time is $TON/TOFF * T_{step}$. Display and off are synchronized with frame scan, i.e. off after a frame scan, or light up at the beginning of a frame, and the corresponding interrupt is given after off or light up. Since the end-of-frame signal is 64HZ, the count value of TON/TOFF should be the register setting value x16.

31.4.6 Bias voltage adjustment

The display voltage range of LCD output can be adjusted to suit different specifications of the LCD panel, and the output voltage range can be expressed as:

$$\text{VDISP} = \text{VDD} - \text{VLCD_LOW}$$

VLCD_LOW can be adjusted by $\text{BIAS}[3:0]$, $\text{BIAS}=0000$ corresponds to the highest VLCD_LOW voltage, output voltage range $\text{VDISP} = \text{VDD} - \text{VLCD_LOW}$ is minimum; $\text{LCDBIAS}=1111$ corresponds to the lowest VLCD_LOW voltage, output voltage range $\text{VDISP} = \text{VDD} - \text{VLCD_LOW}$ is maximum, as shown in the following figure:



The application should be based on the actual LCD panel characteristics to select the appropriate VDISP voltage.

31.5 Register

Offset	Name	Symbol
LCD(Base address:0x40010C00)		
0x000000000	LCD Control Register	LCD_CR
0x000000004	LCD Test Register	LCD_TEST
0x000000008	LCD Frequency Control Register	LCD_FCR
0x00000000C	LCD Flick Time Register	LCD_FLKT
0x000000014	LCD Interrupt Enable Register	LCD_IER
0x000000018	LCD Interrupt Status Register	LCD_ISR
0x000000024	LCD Data Buffer Registers 0	LCD_DATA0
0x000000028	LCD Data Buffer Registers 1	LCD_DATA1
0x00000002C	LCD Data Buffer Registers 2	LCD_DATA2
0x000000030	LCD Data Buffer Registers 3	LCD_DATA3
0x000000034	LCD Data Buffer Registers 4	LCD_DATA4
0x000000038	LCD Data Buffer Registers 5	LCD_DATA5
0x00000003C	LCD Data Buffer Registers 6	LCD_DATA6
0x000000040	LCD Data Buffer Registers 7	LCD_DATA7
0x000000050	LCD COM Enable Register	LCD_COMEN
0x000000054	LCD SEG Enable Register0	LCD_SEGEN0

31.5.1 LCD Control Register (LCD_CR)

NAME	LCD_CR								
Offset	0x00000000								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	-								
access	U-0								
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	-								
access	IC_CTRL								
bit	R/W-01								
name	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
access	ENMOD E	FLICK	-	BIAS					
bit	R/W-0	R/W-0	U-0		R/W-1110				
name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
access	-	BIASMD	ANTIPOLAR	WFT	LMUX			EN	
bit	U-0	R/W-0	R/W-0	R/W-0	R/W-00			R/W-0	

bit	name	functional description
31:18	-	RFU: Reserved, read as 0
17:16	IC_CTRL	Input Bias Current Control 00:Maximum current 01:Next largest current 10: Second smallest current 11: Minimum current
15	ENMODE	LCD Enabling Mode

bit	name	functional description
		0:RFU 1: On-chip resistive drive
14	FLICK	LCD Flick Enable 1: Display flick, flick frequency is set by TON and TOFF registers 0: Disable flick
13:12	-	RFU: Reserved, read as 0
11:8	BIAS	LCD Bias Voltage Select, for display grayscale control
7:6	-	RFU: Reserved, read as 0
5	BIASMD	Bias Mode Select 1:1/3 Bias 0:1/4 Bias
4	ANTIPOLAR	Anti-Polarization Enable 1:COMand SEGgrounded with LCD off 0:COMand SEGfloating with LCD off
3	WFT	Waveform Format Select 1:Btype waveform 0:Atype waveform
2:1	LMUX	Segment Line Mux 00:4COM 01:6COM 10/11:8COM
0	EN	LCD Enable 1:LCDenable 0:LCD disable

LCDBIAS[3:0]	Internal bias voltage at different VDD(V)			
	5	4.5	3.6	3.0
0000	2.74	2.47	1.97	1.64
0001	2.83	2.54	2.03	1.69
0010	2.92	2.62	2.10	1.75
0011	3.01	2.71	2.17	1.81
0100	3.12	2.80	2.24	1.87
0101	3.23	2.90	2.32	1.94
0110	3.35	3.01	2.41	2.01
0111	3.47	3.13	2.50	2.08
1000	3.61	3.25	2.60	2.17
1001	3.76	3.39	2.71	2.26
1010	3.93	3.53	2.83	2.35
1011	4.10	3.69	2.95	2.46
1100	4.30	3.87	3.09	2.58
1101	4.51	4.06	3.25	2.71
1110	4.75	4.27	3.42	2.85
1111	5.00	4.50	3.60	3.00

31.5.2 LCD Test Register (LCD_TEST)

名称	LCD_TEST							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	LCCTRL							
access	R/W-0							

bit	name	functional description
31:8	-	RFU: Reserved, read as 0
7	LCCTRL	LCDtest control bit, valid only in test mode (Line Constant Control) COMand SEG output levels are determined by the pin output data register in test mode. See the table below for the results of SEGor COM output under different settings.
6:1	-	RFU: Reserved, read as 0
0	TESTEN	Test Mode Enable 1:LCDtest mode enable. In LCD test mode, the LCD pin statically outputs analog DC level, and all register settings related to dynamic scan time and scan waveform are invalid 0:Normal operation mode, test mode is invalid, the relevant test register control is invalid

Pin output level in test mode:

LCCTRL	DISPDATA	COMpin output voltage	
		1/3bias	1/3bias
0	0	V3	V2
0	1	V1	V4
1	0	V2	V3
1	1	V4	V1

31.5.3 Pin output data register in test mode

This set of registers is only valid in test mode and shares storage space with related display registers.

NAME	Pin output data register in LCD test mode(TDISPDATA)							
Offset								
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TDISPDA TA0	SEG7	SEG6	SEG5	SEG4	SEG3	SEG2	SEG1	SEG0
TDISPDA TA1	SEG15	SEG14	SEG13	SEG12	SEG11	SEG10	SEG9	SEG8
TDISPDA TA2	SEG23	SEG22	SEG21	SEG20	SEG19	SEG18	SEG17	SEG16
TDISPDA TA3	SEG31	SEG30	SEG29	SEG28	SEG27	SEG26	SEG25	SEG24
TDISPDA TA4	-	-	-	-	-	-	-	-
TDISPDA TA5	-	-	-	-	-	-	-	-
TDISPDA TA6	-	-	-	-	-	-	-	-
TDISPDA TA7	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
access	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

31.5.4 LCD Frequency Control Register (LCD_FCR)

NAME	LCD_FCR							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name					-			
access					U-0			
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name					-			
access					U-0			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name					-			
access					U-0			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name					DF[7:0]			
access					R/W-0000 0000			

bit	name	functional description
31:8	-	RFU: Reserved, read as 0
7:0	DF	Display Frequency

31.5.5 LCD Flick Time Register (LCD_FLKT)

NAME	LCD_FLKT							
Offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name					-			
access					U-0			

bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-	-	-	-	-	-	-	-
access	U-0	-	-	-	-	-	-	-
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	TOFF[7:0]	-	-	-	-	-	-	-
access	R/W-0000 0000	-	-	-	-	-	-	-
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	TON[7:0]	-	-	-	-	-	-	-
access	R/W-0000 0000	-	-	-	-	-	-	-

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:8	TOFF	Flick Display-Off Time Register TOFF minimum step is $T_{step} = COM*DF[7:0]*2*16/32768Hz$, the actual OFF time is TOFF * T_{step}
7:0	TON	Flick Display-On Time Register TON minimum step is $T_{step} = COM*DF[7:0]*2*16/32768Hz$, the actual ON time is TON * T_{step}

31.5.6 LCD Interrupt Enable Register (LCD_IER)

NAME	LCD_IER							
Offset	0x000000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-	-	-	-	-	-	-	-
access	U-0	-	-	-	-	-	-	-
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-	-	-	-	-	-	-	-
access	U-0	-	-	-	-	-	-	-
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	-	-	-	-	-	-	-
access	U-0	-	-	-	-	-	-	-
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	-	-	-	-	-	DONIE	DOFFIE
access	U-0	-	-	-	-	-	R/W-0	R/W-0

bit	name	functional description
31:2	-	RFU: Reserved, read as 0
1	DONIE	Display-On Interrupt Enable 1:Display-on interrupt enable 0:Display-on interrupt disable
0	DOFFIE	Display-OFF Interrupt Enable 1:Display-offinterrupt enable 0:Display-offinterrupt disable

31.5.7 LCD Interrupt Status Register (LCD_ISR)

NAME	LCD_ISR							
Offset	0x000000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-							
access	DONIF							
bit	DOFFIF							
name	R/W-0							
access	R/W-0							

bit	name	functional description
31:2	-	RFU: Reserved, read as 0
1	DONIF	Display-On Interrupt Flag The hardware generates an interrupt flag when the display changes from off to on, hardware set, write 1 to clear by software
0	DOFFIF	Display-OFF Interrupt Flag, write 1 to clear The hardware generates an interrupt flag when the display changes from on to off, hardware set, write 1 to clear by software

31.5.8 LCD Data Buffer Register x (LCD_DATAx)

There are 8 32bit display data registers in the LCD display module. All are readable and writable, and the reset value is 0.

NAME	LCD_DATAx(x=0,1,2,3,4,5,6,7)							
Offset	0x00000024 + x*0x04							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	DSDA[31:24]							
access	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	DSDA[23:16]							
access	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DSDA[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DSDA[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:0	DSDA	LCDD is play Data

31.5.8.1 4COM Data Buffer Register

NAME	4COM Data Buffer Register							
Offset	0x00000024 ~ 0x00000038							
DISPDATA0	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM0	SEG6 COM0	SEG5 COM0	SEG4 COM0	SEG3 COM0	SEG2 COM0	SEG1 COM0	SEG0 COM0
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM0	SEG14 COM0	SEG13 COM0	SEG12 COM0	SEG11 COM0	SEG10 COM0	SEG9 COM0	SEG8 COM0
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM0	SEG22 COM0	SEG21 COM0	SEG20 COM0	SEG19 COM0	SEG18 COM0	SEG17 COM0	SEG16 COM0
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
	SEG31 COM0	SEG30 COM0	SEG29 COM0	SEG28 COM0	SEG27 COM0	SEG26 COM0	SEG25 COM0	SEG24 COM0
DISPDATA1	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM1	SEG6 COM1	SEG5 COM1	SEG4 COM1	SEG3 COM1	SEG2 COM1	SEG1 COM1	SEG0 COM1
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM1	SEG14 COM1	SEG13 COM1	SEG12 COM1	SEG11 COM1	SEG10 COM1	SEG9 COM1	SEG8 COM1
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM1	SEG22 COM1	SEG21 COM1	SEG20 COM1	SEG19 COM1	SEG18 COM1	SEG17 COM1	SEG16 COM1
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
	SEG31 COM1	SEG30 COM1	SEG29 COM1	SEG28 COM1	SEG27 COM1	SEG26 COM1	SEG25 COM1	SEG24 COM1
DISPDATA2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM2	SEG6 COM2	SEG5 COM2	SEG4 COM2	SEG3 COM2	SEG2 COM2	SEG1 COM2	SEG0 COM2
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM2	SEG14 COM2	SEG13 COM2	SEG12 COM2	SEG11 COM2	SEG10 COM2	SEG9 COM2	SEG8 COM2
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM2	SEG22 COM2	SEG21 COM2	SEG20 COM2	SEG19 COM2	SEG18 COM2	SEG17 COM2	SEG16 COM2
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
	SEG31 COM2	SEG30 COM2	SEG29 COM2	SEG28 COM2	SEG27 COM2	SEG26 COM2	SEG25 COM2	SEG24 COM2
DISPDATA3	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM3	SEG6 COM3	SEG5 COM3	SEG4 COM3	SEG3 COM3	SEG2 COM3	SEG1 COM3	SEG0 COM3
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM3	SEG14 COM3	SEG13 COM3	SEG12 COM3	SEG11 COM3	SEG10 COM3	SEG9 COM3	SEG8 COM3
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM3	SEG22 COM3	SEG21 COM3	SEG20 COM3	SEG19 COM3	SEG18 COM3	SEG17 COM3	SEG16 COM3
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24

NAME	4COM Data Buffer Register							
	SEG31 COM3	SEG30 COM3	SEG29 COM3	SEG28 COM3	SEG27 COM3	SEG26 COM3	SEG25 COM3	SEG24 COM3

31.5.8.2 6COM Data Buffer Register

NAME	6COM Data Buffer Register							
Offset	0x00000024 ~ 0x00000040							
DISPDATA0	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM0	SEG6 COM0	SEG5 COM0	SEG4 COM0	SEG3 COM0	SEG2 COM0	SEG1 COM0	SEG0 COM0
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM0	SEG14 COM0	SEG13 COM0	SEG12 COM0	SEG11 COM0	SEG10 COM0	SEG9 COM0	SEG8 COM0
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM0	SEG22 COM0	SEG21 COM0	SEG20 COM0	SEG19 COM0	SEG18 COM0	SEG17 COM0	SEG16 COM0
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
			SEG29 COM0	SEG28 COM0	SEG27 COM0	SEG26 COM0	SEG25 COM0	SEG24 COM0
DISPDATA1	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM1	SEG6 COM1	SEG5 COM1	SEG4 COM1	SEG3 COM1	SEG2 COM1	SEG1 COM1	SEG0 COM1
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM1	SEG14 COM1	SEG13 COM1	SEG12 COM1	SEG11 COM1	SEG10 COM1	SEG9 COM1	SEG8 COM1
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM1	SEG22 COM1	SEG21 COM1	SEG20 COM1	SEG19 COM1	SEG18 COM1	SEG17 COM1	SEG16 COM1
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
			SEG29 COM1	SEG28 COM1	SEG27 COM1	SEG26 COM1	SEG25 COM1	SEG24 COM1
DISPDATA2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM2	SEG6 COM2	SEG5 COM2	SEG4 COM2	SEG3 COM2	SEG2 COM2	SEG1 COM2	SEG0 COM2
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM2	SEG14 COM2	SEG13 COM2	SEG12 COM2	SEG11 COM2	SEG10 COM2	SEG9 COM2	SEG8 COM2
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM2	SEG22 COM2	SEG21 COM2	SEG20 COM2	SEG19 COM2	SEG18 COM2	SEG17 COM2	SEG16 COM2
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
			SEG29 COM2	SEG28 COM2	SEG27 COM2	SEG26 COM2	SEG25 COM2	SEG24 COM2
DISPDATA3	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM3	SEG6 COM3	SEG5 COM3	SEG4 COM3	SEG3 COM3	SEG2 COM3	SEG1 COM3	SEG0 COM3
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM3	SEG14 COM3	SEG13 COM3	SEG12 COM3	SEG11 COM3	SEG10 COM3	SEG9 COM3	SEG8 COM3
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM3	SEG22 COM3	SEG21 COM3	SEG20 COM3	SEG19 COM3	SEG18 COM3	SEG17 COM3	SEG16 COM3
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24

NAME	6COM Data Buffer Register							
			SEG29 COM3	SEG28 COM3	SEG27 COM3	SEG26 COM3	SEG25 COM3	SEG24 COM3
DISPDATA4	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM4	SEG6 COM4	SEG5 COM4	SEG4 COM4	SEG3 COM4	SEG2 COM4	SEG1 COM4	SEG0 COM4
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM4	SEG14 COM4	SEG13 COM4	SEG12 COM4	SEG11 COM4	SEG10 COM4	SEG9 COM4	SEG8 COM4
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM4	SEG22 COM4	SEG21 COM4	SEG20 COM4	SEG19 COM4	SEG18 COM4	SEG17 COM4	SEG16 COM4
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
			SEG29 COM4	SEG28 COM4	SEG27 COM4	SEG26 COM4	SEG25 COM4	SEG24 COM4
DISPDATA5	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM5	SEG6 COM5	SEG5 COM5	SEG4 COM5	SEG3 COM5	SEG2 COM5	SEG1 COM5	SEG0 COM5
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM5	SEG14 COM5	SEG13 COM5	SEG12 COM5	SEG11 COM5	SEG10 COM5	SEG9 COM5	SEG8 COM5
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM5	SEG22 COM5	SEG21 COM5	SEG20 COM5	SEG19 COM5	SEG18 COM5	SEG17 COM5	SEG16 COM5
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
			SEG29 COM5	SEG28 COM5	SEG27 COM5	SEG26 COM5	SEG25 COM5	SEG24 COM5

31.5.8.3 8COM Data Buffer Register

NAME	8COM Data Buffer Register							
Offset	0x000000024 ~ 0x000000040							
DISPDATA0	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM0	SEG6 COM0	SEG5 COM0	SEG4 COM0	SEG3 COM0	SEG2 COM0	SEG1 COM0	SEG0 COM0
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM0	SEG14 COM0	SEG13 COM0	SEG12 COM0	SEG11 COM0	SEG10 COM0	SEG9 COM0	SEG8 COM0
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM0	SEG22 COM0	SEG21 COM0	SEG20 COM0	SEG19 COM0	SEG18 COM0	SEG17 COM0	SEG16 COM0
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
					SEG27 COM0	SEG26 COM0	SEG25 COM0	SEG24 COM0
DISPDATA1	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM1	SEG6 COM1	SEG5 COM1	SEG4 COM1	SEG3 COM1	SEG2 COM1	SEG1 COM1	SEG0 COM1
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM1	SEG14 COM1	SEG13 COM1	SEG12 COM1	SEG11 COM1	SEG10 COM1	SEG9 COM1	SEG8 COM1
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM1	SEG22 COM1	SEG21 COM1	SEG20 COM1	SEG19 COM1	SEG18 COM1	SEG17 COM1	SEG16 COM1
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24

NAME	8COM Data Buffer Register							
					SEG27 COM1	SEG26 COM1	SEG25 COM1	SEG24 COM1
DISPDATA2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM2	SEG6 COM2	SEG5 COM2	SEG4 COM2	SEG3 COM2	SEG2 COM2	SEG1 COM2	SEG0 COM2
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM2	SEG14 COM2	SEG13 COM2	SEG12 COM2	SEG11 COM2	SEG10 COM2	SEG9 COM2	SEG8 COM2
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM2	SEG22 COM2	SEG21 COM2	SEG20 COM2	SEG19 COM2	SEG18 COM2	SEG17 COM2	SEG16 COM2
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
					SEG27 COM2	SEG26 COM2	SEG25 COM2	SEG24 COM2
DISPDATA3	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM3	SEG6 COM3	SEG5 COM3	SEG4 COM3	SEG3 COM3	SEG2 COM3	SEG1 COM3	SEG0 COM3
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM3	SEG14 COM3	SEG13 COM3	SEG12 COM3	SEG11 COM3	SEG10 COM3	SEG9 COM3	SEG8 COM3
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM3	SEG22 COM3	SEG21 COM3	SEG20 COM3	SEG19 COM3	SEG18 COM3	SEG17 COM3	SEG16 COM3
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
					SEG27 COM3	SEG26 COM3	SEG25 COM3	SEG24 COM3
DISPDATA4	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM4	SEG6 COM4	SEG5 COM4	SEG4 COM4	SEG3 COM4	SEG2 COM4	SEG1 COM4	SEG0 COM4
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM4	SEG14 COM4	SEG13 COM4	SEG12 COM4	SEG11 COM4	SEG10 COM4	SEG9 COM4	SEG8 COM4
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM4	SEG22 COM4	SEG21 COM4	SEG20 COM4	SEG19 COM4	SEG18 COM4	SEG17 COM4	SEG16 COM4
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
					SEG27 COM4	SEG26 COM4	SEG25 COM4	SEG24 COM4
DISPDATA5	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM5	SEG6 COM5	SEG5 COM5	SEG4 COM5	SEG3 COM5	SEG2 COM5	SEG1 COM5	SEG0 COM5
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM5	SEG14 COM5	SEG13 COM5	SEG12 COM5	SEG11 COM5	SEG10 COM5	SEG9 COM5	SEG8 COM5
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM5	SEG22 COM5	SEG21 COM5	SEG20 COM5	SEG19 COM5	SEG18 COM5	SEG17 COM5	SEG16 COM5
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
					SEG27 COM5	SEG26 COM5	SEG25 COM5	SEG24 COM5
DISPDATA6	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM6	SEG6 COM6	SEG5 COM6	SEG4 COM6	SEG3 COM6	SEG2 COM6	SEG1 COM6	SEG0 COM6
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8

NAME	8COM Data Buffer Register							
DISPDATA7	SEG15 COM6	SEG14 COM6	SEG13 COM6	SEG12 COM6	SEG11 COM6	SEG10 COM6	SEG9 COM6	SEG8 COM6
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM6	SEG22 COM6	SEG21 COM6	SEG20 COM6	SEG19 COM6	SEG18 COM6	SEG17 COM6	SEG16 COM6
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
					SEG27 COM6	SEG26 COM6	SEG25 COM6	SEG24 COM6
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SEG7 COM7	SEG6 COM7	SEG5 COM7	SEG4 COM7	SEG3 COM7	SEG2 COM7	SEG1 COM7	SEG0 COM7
	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	SEG15 COM7	SEG14 COM7	SEG13 COM7	SEG12 COM7	SEG11 COM7	SEG10 COM7	SEG9 COM7	SEG8 COM7
	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
	SEG23 COM7	SEG22 COM7	SEG21 COM7	SEG20 COM7	SEG19 COM7	SEG18 COM7	SEG17 COM7	SEG16 COM7
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
					SEG27 COM7	SEG26 COM7	SEG25 COM7	SEG24 COM7

31.5.9 LCD COM Enable Register (LCD_COMEN)

NAME	LCD_COMEN							
Offset	0x00000050							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				COMEN[3:0]			
access	U-0				R/W-0000			

bit	name	functional description
31:4	-	RFU: Reserved, read as 0
3:0	COMEN	LCD COM Output Enable Control 1: COM output enable 0: COM output disable

31.5.10 LCD SEG Enable Register0 (LCD_SEGEN0)

NAME	LCD_SEGEN0								
Offset	0x00000054								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	SEG31_COM7_EN	SEG30_COM6_EN	SEG29_COM5_EN	SEG28_COM4_EN	SEGEN[27:24]				
access	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0000				
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	SEGEN[23:16]								
access	R/W-0000 0000								
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name	SEGEN[15:8]								
access	R/W-0000 0000								
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name	SEGEN[7:0]								
access	R/W-0000 0000								

bit	name	functional description
31	SEG31_COM7_EN	SEG31 or COM7 enable 1: SEG or COM output enable 0: SEG or COM output disable
30	SEG30_COM6_EN	SEG30 or COM6 enable 1: SEG or COM output enable 0: SEG or COM output disable
29	SEG29_COM5_EN	SEG29 or COM5 enable 1: SEG or COM output enable 0: SEG or COM output disable
28	SEG28_COM4_EN	SEG28 or COM4 enable 1: SEG or COM output enable 0: SEG or COM output disable
27:0	SEGEN	SEG Enable Each bit corresponds to a specific SEG 1: SEG output enable 0: SEG output disable

32 ADC

32.1 Introduction

The FM33LC0xx has a built-in 1Msps 12bit SAR-ADC, which can measure temperature, battery voltage or other DC signals. The main features are:

- Operating voltage 1.8 to 5.5V
- Input voltage range 0 to VDDA
- Maximum sampling rate 1Msps ($F_{ADC}=16\text{Mhz}$)
- 16 single-ended input channels, including temperature sensor, internal reference voltage, op amp output x2, 12 external channels
- 8 external fast channels, 8 low-speed channels
- Configurable sample-and-hold time
- Support single conversion and continuous conversion
- Support DMA
- Support over-sampling hardware average, up to 16bit output (256 times average)

32.2 Block diagram




Figure 32-1 ADC block diagram

The ADC has 10 analog input channels, of which 0~7 are directly connected to the PAD input and used as high-speed channels; 8 and 9 are used for channel expansion, as shown in the figure above, the 8th channel expands 4 external PAD low-speed input channels, and the 9th channel expands 4 internal input channels.

32.3 Input channel

The ADC supports 4 internal channels and 12 external channels.

Channel	IO	Description
ADC_IN0	PC9	External fast channel, only supports single-ended input
ADC_IN1	PC10	
ADC_IN2	PD11	
ADC_IN3	PD0	
ADC_IN4	PD1	
ADC_IN5	PD2	
ADC_IN6	PA13	
ADC_IN7	PA14	
ADC_IN8	PC7	
ADC_IN9	PC8	
ADC_IN10	PA15	
ADC_IN11	PC6	
TS	N/A	Temperature sensor sampling channel
VREFINT		Internal reference source sampling channel
OPA1		High-speed op amp output sampling channel
OPA2		Common op amp output sampling channel

Table 32-1 ADC input channel allocation

32.4 Functional description

32.4.1 Sampling value and actual voltage conversion

ADC generally uses the power supply voltage as the reference voltage. When the power supply voltage changes, the conversion value corresponding to a specific input signal level will also change. In order to get accurate absolute voltage, the solution is as follows:

- When the chip leaves the factory with VDDA=3V, measure the voltage of VREFINT and save it in the chip Flash
- Under the above conditions, use the ADC to convert the VREFINT output to get the converted value VREFINT_CAL and save it in the chip
- In the actual application of the chip, since the current VDDA voltage is not known, the ADC first measures VREFINT to obtain the converted value VREFINT_DATA; the current actual

VDDA can be obtained by the following formula:

$$VDDA = \frac{VREFINT_CAL}{VREFINT_DATA} \times 3V$$

- Assuming that the ADC sampling value for a certain input channel is ADC_DATA, the actual voltage of a certain input channel (12bit output) can be obtained by the following formula:

$$V_{CHANNEL} = \frac{VREFINT_CAL \times ADC_DATA}{VREFINT_DATA \times 4095} \times 3V$$

- In this way, there is no need to know the actual voltage value of each chip VREFINT, only the ratio of the current VREFINT sampled value to the factory test value needs to be calculated;

Software configuration method of VREF1p2 sampling

When the software uses ADC to sample VREF1p2, it needs to follow the steps below:

- Set the VREF_CR.VREF_EN register, enable the VREF1p2 module
- Set the VREF_BUFCR.VREFBUFFER_EN, enable VREF output BUFFER
- Wait for VREF to be established, delay 2ms
- Enable REFCH channel of ADC
- Enable ADC to start conversion

32.4.2 Temperature sensor

The ADC uses the internal channel to measure the PTAT output voltage to obtain the conversion data TS_DARA. When the ADC working reference voltage is VDDA, the current actual temperature can be calculated according to the following steps:

- Calculate the absolute voltage value of the current temperature sensor output by the following formula.

$$VPTAT = \frac{VREFINT_CAL \times TS_DATA}{VREFINT_DATA \times 4095} \times 3V$$

- Calculate the absolute voltage value output by the temperature sensor during temperature calibration (30°C) by the following formula

$$VPTAT_30C = \frac{TS_CAL1}{4095} \times 3V$$

- Calculate the current absolute temperature based on the output slope of the temperature sensor

$$\text{Temperature} = \frac{VPTAT - VPTAT_30C}{Slope} + 30C$$

Among them, *TS_DATA* is the conversion value of the ADC sampling the current temperature sensor output; because the accurate level of the current VDDA is not known, this conversion value needs to be scaled according to the conversion result of VREFINT; *TS_CAL30* is the conversion result of temperature calibration under the conditions of 30C+/-1C and VDDA=3.0V during chip production. This data is stored in the flash.

Slope represents the output slope of the temperature sensor. For the specific value, please refer to the program provided by Fudan Microelectronics.

If the temperature sampling value is only used for RTC temperature compensation, it is not necessary to calculate the actual temperature value (a decimal number from -40 to 85), just need to look up the address table based on the 12bit result of $TS_DATA \times \frac{VREFINT_CAL}{VREFINT_DATA}$ (from the physical principle, the result is 12bit), with 30C as the center point. Because the calculation result of the above formula represents the 12bit output result of the temperature sensor converted to VDDA=3V, the difference between it and *TS_CAL30* is the number of LSBs that deviate from 30C. Use this information as the address to look up the temperature compensation correction table, you can get the correction value at the corresponding temperature.

When using the temperature sensor function, you need to enable the temperature sensor output of the internal reference source, that is, set the VREF_CR.VREF_EN and VREF_CR.PTAT_EN registers at the same time, and set the VREF_BUFCR.VPTATBUFFER_EN register to enable the PTAT buffer, and after 5us establishment time, enable the ADC to sample the temperature sensor channel.

Temperature sensor software configuration method

When the software uses the temperature sensor, it needs to be configured according to the following steps.

- Set the VREF_CR.VREF_EN register, enable the VREF1p2 module
- Set the VREF_CR.PTAT_EN, enable PTAT output
- Set the VREF_BUFCR.VPTATBUFFER_EN, enable PTAT output BUFFER
- Wait for VREF to be established, delay 2ms
- Enable TSCH channel of ADC
- Enable ADC to start conversion
- Wait for the conversion to complete, read the result, and calculate the temperature value

32.4.3 Slope and calibration of temperature sensor

The operating voltage range of the temperature sensor is 1.8~5.5V, the temperature measurement range is not less than -40~+85C, and the span is 125C. The specific value of PTAT output slope can refer to the program provided by Fudan Microelectronics.

32.4.4 Programmable sampling time

By adjusting the sampling time, the internal resistance of different input signal sources can be adapted. The sampling time can be selected through the SMTS1 and SMTS2 registers:

SMTSx	Sampling cycles
0000	4
0001	6
0010	9
0011	10
0100	16
0101	24
0110	32
0111	48
1000	96
1001	128
1010	192
1011	256
1100	384
others	Software control

Table 32-2 ADC sampling time table

The actual ADC sampling conversion time: $t_{CONV} = (\text{Sampling Cycles} + 12) * \text{TADC_CLK}$

When the SMTS register is configured as 1101/1110/1111, the sampling time is controlled by software. The software can directly rewrite the ADC_SAMPT register to freely control the sampling time of any length. Software operations on ADC_SAMPT need to be synchronized to ADCCLK.

When the software controls the sampling time, the ADC keeps sampling after START is set, until the software writes 1 to the SAMPT register, and the ADC ends sampling and starts conversion after 4 ADCCLKs. The SAMPT register is automatically cleared after the conversion starts.

The ADC sampling time is mainly determined by the sampling capacitor, the output impedance of the sampled signal, the internal input channel impedance of the chip, and the required sampling accuracy.

The following figure is a schematic diagram of the circuit structure of a single-ended input channel:




Figure 32-2 ADC single-ended input channel schematic diagram

The required sampling time can be estimated according to the following formula:

$$T_{\text{samp}} = \ln\left(\frac{2^n}{SA}\right) \times (R_{\text{AIN}} + R_{\text{ADC}}) \times C_{\text{ADC}}$$

Among them, $n = 12$, SA represents the allowable sampling error, for example, 0.25 represents 1/4 LSB

In the application, you should calculate and determine the acceptable sampling time according to the relevant parameters and the system parameters in the chip manual, and configure the working clock, sampling period, etc. of the ADC according to this result.

32.4.5 Sampling time controlled by external pins

In addition to register control sampling time, you can also directly control sampling enable and sampling time through external pins PB0 and PB1. At this time, the sync_en and sampt_b signals of the ADC come directly from the GPIO input, and the internal register control is invalid. The external input control signal will be synchronized by the ADC working clock first.




Figure 32-3ADC single-ended input channel schematic diagram

In the above figure, the external input IO_sampt_b is pulled high about 2 ADC clock cycles after IO_sync_en, so that internal sampling time is extended by 2 cycles, which is 6 cycles.

Note: External pin trigger control uses PB0 and PB1 pins. The input signal of PB0 is connected to IO_sync_en, and the input signal of PB1 is connected to IO_sampt_b. When using this function, you need to set the ADC_CR.EXSYNC and ADC_CR.EXSAMP registers, and configure PB0 and PB1 as GPIO inputs.

32.4.6 Conversion mode

ADC supports the following conversion modes:

- Single conversion
 - Semi-automatic trigger
 - Automatic trigger
- Continuous conversion

Conversion start can be triggered by software or events, and multiple event trigger sources can be selected through registers.

In the single conversion mode, there are two modes: semi-automatic trigger and automatic trigger.

Automatic trigger mode: After a software or hardware trigger event starts ADC conversion, the

ADC will sample all enabled channels sequentially. After a single channel is sampled, the EOC (End of Conversion) flag is set, and after all channels are sampled, the EOS (End of Sequence) flag is set, and the conversion ends. Assuming that channels 0, 3, and 5 are enabled.

- 1st trigger event: Channels 0, 3, and 5 are sampled sequentially, three EOCs are generated in the process, and EOS is finally generated
- 2nd trigger event: Repeat the above process

Semi-automatic trigger mode: A software or hardware trigger event will only start the ADC once to convert an enabled channel. For example, channel 0, 3 or 5 is enabled.

- 1st trigger event: Channel 0 is sampled to generate EOC
- 2nd trigger event: Channel 3 is sampled to generate EOC
- 3rd trigger event: Channel 5 is sampled to generate EOC and EOS
- 4th trigger event: Channel 0 is sampled to generate EOC
- 5th trigger event: Channel 3 is sampled to generate EOC
-

Continuous conversion mode:

After the trigger event arrives, all enabled channels are sampled, and the ADC will not stop automatically, but will sample cyclically until the software stops the ADC.

After each channel is sampled, the data is stored in the ADC_DR register. The software should read the data in time before the next conversion, or move the data through DMA. If the data cannot be taken away in time, it will cause an Overrun, the overrun flag is set, and an interrupt can be issued.

32.4.7 Conversion trigger

After the ADC is enabled, the conversion trigger supports software or hardware event triggers.

Software trigger

The software starts the conversion by setting the START register.

Hardware trigger

ADC has the following hardware trigger sources: RTC_TRGO, ATIM_TRGO, GPTIM0_TRGO, GPTIM1_TRGO, BSTIM_TRGO, comparator output, and 2 GPIO input signals (PA8 and PB9);

through the TRGCFG register, you can select the rising edge, falling edge or rising and falling edge of the IO input signal to trigger conversion. If the ADC is in the process of conversion, the trigger signal that comes at this time will be ignored.




Figure 32-4ADC trigger channel diagram

The trigger signal input by the pin is selected and then input to the digital filtering and edge detection module. The implementation principle of digital filtering is the same as the digital filtering of IO interrupt, that is, the input signal is sampled three times in succession using APBCLK, and it is considered as a legal signal when the level is the same. The filtered signal then generates a rising edge, falling edge or double-edge trigger signal through the edge selection circuit.




Figure 32-5 ADC trigger signal filtering

When using the pin input signal to trigger ADC conversion, the following configuration is required:

- Configure PA8 or PB9 as input
- Configure ADC working clock, sampling time, sampling channel, etc.

- Configure the EXTS register and select the trigger source as external pin input
- Set IOTRFEN and TRGCFG registers, configure filtering, trigger edge
- Enable ADC
- A specific level change input on the specified IO will trigger the ADC conversion

32.4.8 Oversampling and hardware averaging

ADC supports hardware oversampling and averaging, which can improve the resolution to a certain extent. The principle is that for low-speed input signals, ENOB can be increased by averaging after multiple consecutive sampling. The oversampling formula is as follows:

$$result = \frac{\sum_{n=1}^N CONVERSION_n}{M}$$

Where N is the oversampling multiple, which can be configured as 2/4/8/16/32/64/128/256, M is the result right shift number, the maximum right shift is 8bit; since each conversion result is 12bit, the result of the maximum accumulation of 256 times is 20bit. After shifting, the final result of 12~16bit can be obtained. The ADC output result is only 16 bits at most. If the result exceeds 16 bits after right shifting, the high bits will also be discarded.

When oversampling is enabled, the EOC signal is set after N consecutive samples. To the application and DMA, it feels as if it has only undergone one sample conversion.

Note: When oversampling is enabled (OVSEN=1), the automatic wait mode must be enabled (WAIT=1).

32.4.9 ADC working clock

The ADC adopts a dual clock structure, using APBCLK and an asynchronous working clock ADCCLK at the same time.




Figure 32-6 ADC working clock

32.4.10 ADC power supply and reference voltage

ADC working power and reference voltage are VDDA. For small package models, VDDA and VDD are combined with wire bonding, at this time, the ADC's working power supply and reference voltage are VDD.

It should be noted that when the 5V power supply is used in the system solution, the ADC power detection function can be turned on before using the ADC, see 13.7.1 SVD Config Register (SVD_CFRG).

32.4.11 Data conflict and automatic waiting

The EOC flag will be set after each conversion. Software or DMA will automatically clear the EOC after reading the ADC_DR register. It can also be cleared by software by writing 1 to it. When the EOC flag is not cleared, the arrival of new conversion data will cause data overrun; there are two overrun modes:

OVRM=0: keep the old data, discard the new data

OVRM=1: New data is written to overwrite old data

Note: When oversampling is enabled (OVSEN=1), the OVRM register is invalid, and new data will always overwrite the old data.

When an overrun occurs when using DMA, a new DMA request will not be initiated until the OVR flag is cleared by software.

The ADC controller also supports automatic waiting. If the WAIT register is set by software, the ADC controller will not initiate a new conversion before the ADC_DR register is read; hardware trigger events that arrive in the waiting state will also be ignored. The WAIT register is also valid in DMA mode, that is, if the DMA has not read the last conversion result, the ADC controller will not start a new conversion.

The following figure is a schematic diagram of enabling automatic waiting when the software triggers the continuous mode:




Figure 32-7 Automatic waiting in continuous mode

32.4.12 DMA

In multi-channel conversion or continuous conversion, using DMA to move the conversion result is an efficient solution. When DMAEN is enabled, when each conversion is completed (EOC), the ADC controller module will generate a DMA request to notify the DMA to move the result in the data register to the specified RAM address. The ADC's DMA interface supports single mode and loop mode:

Single mode

After the conversion is completed, the data transfer is initiated. This process will be repeated until the DMA transfer length configured by the software is completed, and then the ADC controller will automatically stop the conversion (by receiving the DMA transfer completion interrupt flag signal), turn off the ADC, and no longer initiate requests to the DMA. This mode is mainly used to sample a certain length of a specific analog signal.

Loop mode

Cooperating with the DMA loop mode, the ADC continues to cycle conversions and initiates DMA requests until the software stops the conversion. This mode can be used to process continuous analog signal sampling. The ADC conversion completion signal can be sent to LPTIM as a counting clock, which is used to record the actual number of conversions in the loop mode.

With DMA enabled, if an overrun occurs, the ADC controller will no longer send DMA requests until the OVR flag is cleared.

Note that both single and continuous conversion modes can support DMA transfer; DMA transfer length is defined by the number of EOC, not EOS, that is, DMA only cares about how many ADC_DR are transported.

The DMA mode of ADC must be WAIT=1.

32.4.13 Analog window watchdog

The AWD function is used to monitor whether the input signal level of an analog input channel or all input channels is within the amplitude range set by the register. When the ADC conversion value is higher than AWD_HT or lower than AWD_LT, the interrupt flag register will be set. The flag register is cleared by writing 1 by software.




Figure 32-8 Analog watchdog

The analog window watchdog function is enabled through the AWDEN register, and single-channel monitoring or all-channel monitoring is configured through the AWDSC register.

32.5 Low power mode

When the chip enters the low power mode, the ADC is still allowed to work. But in low power mode, the chip automatically disables all high-speed clock sources, so the highest working clock of ADC is only RCMF, and the corresponding highest sampling rate is 250Ksps.

32.6 Register

Offset	Name	Symbol
ADC(Base address:0x4001AC00)		
0x00000000	ADC Interrupt and Status Register	ADC_ISR
0x00000004	ADC Interrupt Enable Register	ADC_IER
0x00000008	ADC Control Register	ADC_CR
0x0000000C	ADC Config Register	ADC_CFGR
0x00000010	ADC Sampling Time Register	ADC_SMTR
0x00000014	ADC Channel Enable Register	ADC_CHER
0x00000018	ADC Data Register	ADC_DR
0x0000001C	ADC Sampling Register	ADC_SAMPT
0x00000020	ADC Analog Watchdog Threshold Register	ADC_HLTR

32.6.1 ADC Interrupt and Status Register (ADC_ISR)

NAME	ADC_ISR							
Offset	0x00000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	AWD_AH	AWD_UL	-	BUSY	OVR	EOS	EOC
access	U-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:7	-	RFU: Reserved, read as 0
6	AWD_AH	Analog Watchdog Above High Threshold Flag When the sampled value is higher than AWD_HT, hardware set, and write 1 to clear by software
5	AWD_UL	Analog Watchdog Under Low Threshold Flag

bit	name	functional description
		When the sampled value is lower than AWD_LT, hardware set, and write 1 to clear by software
4	-	RFU: Reserved, read as 0
3	BUSY	ADC Busy Flag, only read 1:ADC is in the process of calibration, sampling or conversion 0:ADC is idle
2	OVR	Over Run Flag, hardware set, and write 1 to clear by software When the last conversion result in the ADC_DATA register has not been read, and the new conversion result comes again, the hardware sets the OVR flag. 0:No data conflict 1:Data conflict
1	EOS	End Of Sequence Flag After all the enabled channels are converted, EOS is set, and the software writes 1 to clear it.
0	EOC	End Of Conversion Flag After the conversion of each channel is completed, EOC is set, and the software writes 1 to clear it.

32.6.2 ADC Interrupt Enable Register (ADC_IER)

NAME	ADC_IER							
Offset	0x00000004							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	AWD_AHIE	AWD_ULIE	-		OVRIE	EOSIE	EOCIE
access	U-0	R/W-0	R/W-0	U-0		R/W-0	R/W-0	R/W-0

bit	name	functional description
31:7	-	RFU: Reserved, read as 0
6	AWD_AHIE	Analog Watchdog Above High Threshold Interrupt Enable, 1 is valid
5	AWD_ULIE	Analog Watchdog Under Low Threshold Interrupt Enable, 1 is valid
4:3	-	RFU: Reserved, read as 0
2	OVRIE	Over Run Interrupt Enable Register 0: Disable data conflict interrupt 1: Enable data conflict interrupt
1	EOSIE	End Of Sequence Interrupt Enable Register 0: Disable EOS interrupt 1: Enable EOS interrupt
0	EOCIE	End Of Conversion Interrupt Enable Register 0: Disable EOC interrupt

bit	name	functional description
		1: Enable EOC interrupt

32.6.3 ADC Control Register (ADC_CR)

NAME	ADC_CR							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name						-		
access						U-0		
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name						-		
access						U-0		
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name							EXSAM P	EXSYN C
access						U-0	R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name						-	START	ADEN
access						U-0	R/W-0	R/W-0

bit	name	functional description
31:10	-	RFU: Reserved, read as 0
9	EXSAMP	External Sample Time Control 1:The ADC sampling time is controlled by the GPIO input signal 0:The ADC sampling time is controlled by register
8	EXSYNC	External Synchronization Enable 1:Start ADC sampling by GPIO input signal 0:ADC sampling is started by the START register
7:2	-	RFU: Reserved, read as 0
1	START	ADC start conversion register, software write 1 to start, hardware automatically clears.
0	ADEN	ADC Enable Register Set ADEN before starting the conversion. 0: Disable ADC 1: Enable ADC

32.6.4 ADC Config Register (ADC_CFGR)

NAME	ADC_CFGR							
Offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-					AWDCH	AWDSC	AWDEN
access	U-0					R/W-0000	R/W-0	R/W-0
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name		OVSS				OVSR		OVSEN
access		R/W-0000				R/W-000		R/W-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	IOTRFE N		TRGCFG	SEMI	WAIT	CONT	OVRM
access	U-0	R/W-0		R/W-00	R/W-0	R/W-0	R/W-0	R/W-0

bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	EXTS				-	SCANDI R	DMACFG	DMAEN
access	R/W-0000				U-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:30	-	RFU: Reserved, read as 0
29:26	AWDCH	Analog Watchdog Channel Select, only valid when AWDSC=1 0000: AWD monitors ADC_IN0 0001: AWD monitors ADC_IN1 0010: AWD monitors ADC_IN2 0011: AWD monitors ADC_IN3 0100: AWD monitors ADC_IN4 0101: AWD monitors ADC_IN5 0110: AWD monitors ADC_IN6 0111: AWD monitors ADC_IN7 1000: AWD monitors ADC_IN8 1001: AWD monitors ADC_IN9 1010: AWD monitors ADC_IN10 1011: AWD monitors ADC_IN11 Others: Preserve
25	AWDSC	Analog Watchdog Single Channel or Full Channel Select 0: AWD monitors all enabled external input channels 1: AWD monitors a single channel specified by AWDCH
24	AWDEN	Analog Watchdog Enable 0: Disable AWD 1: Enable AWD AWD can only be enabled when START=0
23:20	OVSS	Oversampling Shift Control Register 0000: Does not shift 0001: Shift 1bit to the right 0010: Shift 2bit to the right 0011: Shift 3bit to the right 0100: Shift 4bit to the right 0101: Shift 5bit to the right 0110: Shift 6bit to the right 0111: Shift 7bit to the right 1000: Shift 8bit to the right Others: RFU
19:17	OVSR	Oversampling Ratio Control 000: 2x 001: 4x 010: 8x 011: 16x 100: 32x 101: 64x 110: 128x 111: 256x
16	OVSEN	Oversampling Enable 0: Disable oversampling 1: Enable oversampling
15	-	RFU: Reserved, read as 0
14	IOTRFEN	GPIO Trigger Filter Enable 0: Disable digital filter 1: Enable digital filter
13:12	TRGCFG	Trigger signal enable and polarity selection (Trigger Config)

bit	name	functional description
		00: Disable trigger 01: Rising edge trigger 10: Falling edge trigger 11: Trigger on both rising and falling edges
11	SEMI	Single conversion semi-automatic mode, only valid in single conversion (CONT=0), see "Conversion Mode" chapter 0: Automatic mode 1: Semi-automatic mode
10	WAIT	Wait mode control 0: No waiting, if the last converted data is not read in time, Overrun may appear 1: Waiting mode, before the last conversion data is read, the next conversion will not be started
9	CONT	Continuous mode enable 0: Single conversion 1: Continuous conversion
8	OVRM	Overrun mode control 0: When an overrun occurs, keep the last data and discard the converted value 1: When an overrun occurs, overwrite the last data <i>Note: When OVSEN=1, the OVRM configuration does not work. The new data after oversampling and averaging will always overwrite the last data. The software should pay attention to the response time and avoid overrun</i>
7:4	EXTS	External trigger select 0000: PA8 0001: PB9 0010: RFU 0011: ATIM_TRGO 0100: GPTIM0_TRGO 0101: GPTIM1_TRGO 0110: RFU 0111: RTC_TRGO 1000: BSTIM_TRGO 1001: RFU 1010: COMP1_TRGO 1011: COMP2_TRGO Others: RFU
3	-	RFU: Reserved, read as 0
2	SCANDIR	Channel Scan Direction Control (A total of 16 channels, actually only the enabled channels will be sampled) 0: Forward scan,ADC_IN0->ADC_IN11->REF->TS->OPA1->OPA2 1: Reverse scan,OPA2->OPA1->TS->REF->ADC_IN11->ADC_IN0
1	DMACFG	DMA mode control (DMA Config) 0: Single mode 1: Loop mode
0	DMAEN	DMA Enable 0: Disable DMA 1: Enable DMA

32.6.5 ADC Sampling Time Register (ADC_SMTR)

NAME	ADC_SMTR							
Offset	0x00000010							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-				CHCG			
access	U-0				R/W-1000			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	SMTS2				SMTS1			
access	R/W-0000				R/W-0000			

bit	name	functional description
31:12	-	RFU: Reserved, read as 0
11:8	CHCG	<p>ADC sampling channel switching waiting time, after the current channel sampling cycle is completed, wait for the CHCG time (CHCG*ADC working clock cycle), and then switch to the next sampling channel (Channel Clock Gating)</p> <p>0000, 0001, 0010:2*T_{ADCLK} 0011:3*T_{ADCLK} 0100:4*T_{ADCLK} 0101:5*T_{ADCLK} 0110:6*T_{ADCLK} 0111:7*T_{ADCLK} 1000:8*T_{ADCLK} 1001:9*T_{ADCLK} 1010:10*T_{ADCLK} 1011~1111:11*T_{ADCLK}</p>
7:4	SMTS2	<p>Low speed channel sampling time control (*ADC working clock cycle), used to configure the sampling time of ADC_IN8/9/10/11 four external channels, and VREF1p2, TS, OPA channels (Sampling Time Select 2)</p> <p>0000:4 0001:6 0010:9 0011:10 0100:16 0101:24 0110:32 0111:48 1000:96 1001:128 1010:192 1011:256 1100:384 Others: Software control</p>

bit	name	functional description
3:0	SMTS1	High speed channel sampling time control (*ADC working clock cycle), used to configure the sampling time ADC_IN0~7 eight external channels (Sampling Time Select 1) 0000:4 0001:6 0010:9 0011:10 0100:16 0101:24 0110:32 0111:48 1000:96 1001:128 1010:192 1011:256 1100:384 1101/1110/1111: Software control

32.6.6 ADC Channel Enable Register (ADC_CHER)

NAME	ADC_CHER							
Offset	0x00000014							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-			OPA2CH	OPA1CH	REFCH	TSCH	
access	U-0				R/W-0	R/W-0	R/W-0	R/W-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-			ECH11	ECH10	ECH9	ECH8	
access	U-0				R/W-0	R/W-0	R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	ECH7	ECH6	ECH5	ECH4	ECH3	ECH2	ECH1	ECH0
access	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:20	-	RFU: Reserved, read as 0
19	OPA2CH	OPA2output measure, write 1 to enable (OPA2 channel enable)
18	OPA1CH	OPA1output measure, write 1 to enable (OPA1 channel enable)
17	REFCH	Internal reference voltage measurement channel, write 1 to enable (VREF channel enable)
16	TSCH	Temperature sensor measurement channel, write 1 to enable (Temp Sensor channel enable)
15:12	-	RFU: Reserved, read as 0
11	ECH11	ADC_IN11 measurement channel, write 1 to enable(External Channel Enable)
10	ECH10	ADC_IN10 measurement channel, write 1 to enable(External Channel Enable)

bit	name	functional description
9	ECH9	ADC_IN9 measurement channel, write 1 to enable(External Channel Enable)
8	ECH8	ADC_IN8 measurement channel, write 1 to enable(External Channel Enable)
7	ECH7	ADC_IN7 measurement channel, write 1 to enable(External Channel Enable)
6	ECH6	ADC_IN6 measurement channel, write 1 to enable(External Channel Enable)
5	ECH5	ADC_IN5 measurement channel, write 1 to enable(External Channel Enable)
4	ECH4	ADC_IN4 measurement channel, write 1 to enable(External Channel Enable)
3	ECH3	ADC_IN3 measurement channel, write 1 to enable(External Channel Enable)
2	ECH2	ADC_IN2 measurement channel, write 1 to enable(External Channel Enable)
1	ECH1	ADC_IN1 measurement channel, write 1 to enable(External Channel Enable)
0	ECH0	ADC_IN0 measurement channel, write 1 to enable(External Channel Enable)

32.6.7 ADC Data Register (ADC_DR)

NAME	ADC_DR							
Offset	0x00000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DATA[15:8]							
access	R-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DATA[7:0]							
access	R-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	DATA	ADC conversion data When oversampling averaging is not enabled, the result is 12bit lower; when oversampling averaging is enabled, the result is 12~16bit

32.6.8 ADC Sampling Register (ADC_SAMPT)

NAME	ADC_SAMPT	
Offset	0x0000001C	

bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name					-			
access					U-0			
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name					-			
access					U-0			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name					-			
access					U-0			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name							SAMPT_S	
access					U-0			0

bit	name	functional description
31:1	-	RFU: Reserved, read as 0
0	SAMPT_S	Software control sampling signal, only valid when SMTSx=1101/1110/1111(Sample time software control) 0:ADCsampling 1: Stop ADC sampling

32.6.9 ADC Analog Watchdog Threshold Register (ADC_HLTR)

NAME	ADC_HLTR							
Offset	0x0000001C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name		-				AWD_HT[11:8]		
access			U-0			R/W-0000		
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name			AWD_HT[7:0]					
access				R/W-0000 0000				
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name		-			AWD_LT[11:8]			
access			U-0			R/W-0000		
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name			AWD_LT[7:0]					
access				R/W-0000 0000				

bit	name	functional description
31:28	-	RFU: Reserved, read as 0
27:16	AWD_HT	Analog Watchdog High Threshold
15:12	-	RFU: Reserved, read as 0
11:0	AWD_LT	Analog Watchdog Low Threshold

33 USB full speed device

33.1 Introduction

FM33LC0XX integrates USB2.0 FS device, including on-chip crystal-less PHY and MAC controller.

33.2 Main features

- USB2.0 full-speed, crystal-less mode
- Support 1 two-way control endpoint, 2 IN endpoints, 2 OUT endpoints, the type can be configured
- 96*35bits Packet RAM
- RxFIFO: 48words, IN EP dedicated TxFIFO: 16words*3
- CRC generation/checking, NRZI encoding and decoding, automatic bit filling
- Support Suspend/Resume operation
- Integrated D+D- pull-up and pull-down resistors
- Support software disconnect

33.3 Power management

The USB device of FM33LC0XX is a self-powered architecture, that is, it does not directly take power from VBUS to work. To ensure the normal operation of the USB, the chip power supply must be 3.0~3.6V, otherwise it may cause the host to enumerate errors and fail to communicate normally.

33.4 System bus architecture

The structure of USB peripherals on the system bus is shown in the figure below:




Figure 33-1 Location of USB peripherals on the bus

33.5 System bus architecture

33.6 USB Controller

33.6.1 Introduction

Some concept definitions:

- Periodic Endpoint: Isochronous or Interrupt transmission is defined as Periodic transmission, and the corresponding endpoint is called Periodic Endpoint
- Non-Periodic Endpoint: BULK or Control transmission is defined as Non-periodic transmission, and the corresponding end point is called Non-periodic Endpoint
- Each endpoint has a dedicated TxFIFO controller
- All endpoints share a RxFIFO controller
- Periodic Endpoint is mainly to meet high-bandwidth transmission requirements, and it does not mean that Non-periodic endpoints cannot be used for Isochronous or Interrupt transmission.

FM33LC0XX supports 1 control endpoint, 2 IN endpoints (type configurable) and 2 OUT endpoints (type configurable).

FM33LC0XX can support BULK, Interrupt, and Isochronous transmission. The maximum packet length of Bulk and Interrupt transmission types is 64 bytes, and the maximum packet length of Isochronous is 1023 bytes.

33.6.1.1 Device architecture

The USB of FM33LC0XX is a device only architecture, which only supports USB device roles, and does not support Host or OTG.

Device internal address offset is assigned as shown in the figure below:




Figure 33-2USB peripheral internal address allocation

Each IN endpoint has an independent TxFIFO mapped to different SRAM addresses, and all OUT endpoints are mapped to the same SRAM address by the same RxFIFO. The TxFIFO depth of each IN endpoint is 16words, and the RxFIFO depth shared by all OUT endpoints is 48words. Because a total of 3 IN endpoints (Control*1, the other 2) are implemented, the total FIFO storage depth is $16*3+48 = 96$ words.

AHB's access to all registers (CSR) of the USB controller is 32bit.

Dedicated Transmit Data FIFO

Each IN endpoint implements a dedicated TxFIFO, and its Packet RAM space is also independent

of each other and will not affect each other. Software programming is relatively simple.AHB or DMA realizes PUSH and POP operations on FIFO data by reading and writing the TxFIFO address segment of each EP. Write operation corresponds to TxFIFO PUSH, read operation corresponds to RxFIFO POP.

Receive Data FIFO

All OUT endpoints share a RxFIFO.

- AHB slave or DMA interface unit reads data from the RxFIFO, and MAC writes data to the TxFIFO and RxFIFO
- This FIFO can store multiple received data packets belonging to different endpoints
- SETUP packets are also written into this RxFIFO, and space will be reserved
- Each received data packet has a status word, including the number of data packet bytes, packet status, and endpoint number
- RxFIFO is 35bit wide
 - ✧ Bit[34:32]:RFU
 - ✧ Bit[31:0]: Data
 - ✧ Status word
 - Bit[24:21]: The lowest 4bit of the frame number
 - Bit[20:17]: Package status
 - Bit[16:15]:PID
 - Bit[14:4]: Number of bytes
 - Bit[3:0]: Endpoint number

33.7 USB device clock and reset

33.7.1 System clock

The USB device has the following working clocks:

- HCLK: AHB bus clock
- PHY_CLK: The 48Mhz clock output by the USB PHY is used by the controller

Before the software operates the USB register, the USB_PCE register in the CMU must be set, and the USB register operation clock must be turned on.

The chip can complete the self-calibration of PHY_CLK by parsing the data frame sent by the Host on the USB bus. When the CLK_RDY register is set, it indicates that the self-calibration is completed, the PHY_CLK error meets the USB specification requirements, and it can track SoF packets with 1ms timing interval in real time to achieve frequency stability.

33.7.2 System reset

The reset of USB peripherals includes: USB controller reset, PHY reset, and PHY built-in clock reset.

The USB controller reset can be cancelled by clearing the USBRST register in the RMU module.

Cancel the reset of the USB PHY by setting the PHY_PONRST_B register in the PHY control register.

The reset of the PHY built-in working clock is cancelled by setting the NONCRY_RSTB register in the PHY control register.

33.8 VUSB access wake up

When the MCU is sleeping, the MCU needs to be awakened when the VBUS access event occurs. This wake-up function can be realized by connecting VBUS directly to 5V tolerant IO to generate a rising edge interrupt.

VBUS access wake-up is implemented using PB12. This pin is designed as a 5V tolerant, which can accept a signal level input higher than the power supply voltage and has a WKUP wake-up function.

33.9 Interrupt hierarchy

The following table shows the hierarchical structure of USB interrupt generation and masking.




Figure 33-3USB peripheral interrupt schematic diagram

33.10 Register

Offset	Name	Symbol
USB Controller Register (Base address: 0x50000000)		
0x00000008	USB AHB Global Config Register	USB_GAHBCFG
0x0000000C	USB Global Config Register	USB_GUSBCFG
0x00000010	USB Global Reset Control Register	USB_GRSTCTL
0x00000014	USB Global Interrupt Status Register	USB_GINTSTS
0x00000018	USB Global Interrupt Mask Register	USB_GINTMSK
0x0000001C	USB Receive Status Debug Read Register	USB_GRXSTSR
0x00000020	USB Receive Status and Pop Register	USB_GRXSTSP
0x00000024	USB Receive FIFO size Register	USB_GRXFSIZ
0x00000028	USB Non-Periodic Transmit FIFO size Register	USB_GNPTXFSIZ
0x00000054	USB Low-Power-Mode config Register	USB_GLPMCFG
0x00000800	USB Device Config Register	USB_DCFG
0x00000804	USB Device Control Register	USB_DCTL
0x00000808	USB Device Status Register	USB_DSTS
0x00000810	USB Device IN Endpoint Interrupt Mask Register	USB_DIEPMSK
0x00000814	USB Device OUT Endpoint Interrupt Mask Register	USB_DOEPMSK
0x00000818	USB Device All Endpoint Interrupt Register	USB_DAINT
0x0000081C	USB Device All Endpoint Interrupt Mask Register	USB_DAINTMSK
0x00000834	USB Device IN endpoint FIFO empty interrupt Mask Register	USB_DIEPEMPMSK
0x00000900	USB Device IN Endpoint 0 Control Register	USB_DIEPCTL0
0x00000908	USB Device IN Endpoint 0 Interrupt Register	USB_DIEPINT0
0x00000910	USB Device IN Endpoint 0 Transfer Size Register	USB_DIEPTSIZ0
0x00000918	USB Device IN Endpoint 0 Transmit FIFO Status Register	USB_DTXFSTS0
0x00000920	USB Device IN Endpoint 1 Control Register	USB_DIEPCTL1
0x00000928	USB Device IN Endpoint 1 Interrupt Register	USB_DIEPINT1
0x00000930	USB Device IN Endpoint 1 Transfer Size Register	USB_DIEPTSIZ1
0x00000938	USB Device IN Endpoint 1 Transmit FIFO Status Register	USB_DTXFSTS1
0x00000940	USB Device IN Endpoint 2 Control Register	USB_DIEPCTL2
0x00000948	USB Device IN Endpoint 2 Interrupt Register	USB_DIEPINT2
0x00000950	USB Device IN Endpoint 2 Transfer Size Register	USB_DIEPTSIZ2
0x00000958	USB Device IN Endpoint 2 Transmit FIFO Status Register	USB_DTXFSTS2
0x00000B00	USB Device Out Endpoint 0 Control Register	USB_DOEPCTL0
0x00000B08	USB Device OUT Endpoint 0 Interrupt Register	USB_DOEPINT0
0x00000B10	USB Device OUT Endpoint 0 Transfer Size Register	USB_DOEPTSIZ0
0x00000B20	USB Device OUT Endpoint 1 Control Register	USB_DOEPCR1
0x00000B28	USB Device OUT Endpoint 1 Interrupt Register	USB_DOEPIR1
0x00000B30	USB Device OUT Endpoint 1 Transfer Size Register	USB_DOEPTSIZ1
0x00000B40	USB Device OUT Endpoint 2 Control Register	USB_DOEPCR2

Offset	Name	Symbol
0x00000B48	USB Device OUT Endpoint 2 Interrupt Register	USB_DOEPINT2
0x00000B50	USB Device OUT Endpoint 2 Transfer Size Register	USB_DOEPTSIZ2
0x00000E00	USB Power Control Global Control Register	USB_PCGCCTL

33.10.1 USB AHB Global Config Register (USB_GAHBCFG)

NAME	USB_GAHBCFG							
Offset	0x00000008							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	NPTxFE L	-						GINTMS K
access	R/W-0	U-0						R/W-0

bit	name	functional description
31:8	-	RFU: Reserved, read as 0
7	NPTxFEL	Non-Periodic TxFIFO Empty Level 0:GINTSTS.NPTxFEEmpis set when the Non-Periodic transmit FIFO is half empty 1:GINTSTS.NPTxFEEmpis set when the Non-Periodic transmit FIFO is full empty
6:1	-	RFU: Reserved, read as 0
0	GINTMSK	Global Interrupt Mask 0:Mask all interrupts 1:Allow interrupt

33.10.2 USB Global Config Register (USB_GUSBCFG)

名称	USB_GUSBCFG							
Offset	0x0000000C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	USBTrT						-

access	U-0		R/W-0101				U-0	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				ToutCal			
access	U-0				R/W-000			

bit	name	functional description
31:14	-	RFU: Reserved, read as 0
13:10	USBTrT	(USB turn-around time) Set the bus turnaround time in units of PHY clocks.
9:3	-	RFU: Reserved, read as 0
2:0	ToutCal	Full Speed Timeout Calibration The additional delay introduced by the PHY includes the number of PHY clocks set by the application in this field and the timeout interval between full-speed packets of the module. The delay introduced by different PHYs has different effects on the status of the data line. The USB standard timeout value for full-speed operation is 16 to 18 bit-times. The application must program this field according to the enumeration speed. The number of bit times added for each PHY clock is 0.25 bit-times.

33.10.3 USB Global Reset Control Register (USB_GRSTCTL)

NAME	USB_GRSTCTL								
Offset	0x000000010								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	AHBIdle								-
access	R/W-0								U-0
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name									-
access									U-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name									TxFNum[4:2]
access									R/W-000
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name	TxFNum[1:0]	TxFFlsh	RxFFlsh						HSftRst CSftRst
access	R/W-00	R/W-0	R/W-0						R/W-0 R/W-0

bit	name	functional description
31	AHBIdle	AHB Device Idle
30:11	-	RFU: Reserved, read as 0
10:6	TxFNum	Specify the TxFIFO number flushed by the TxFIFO Flush register(TxFIFO Flush Number)
5	TxFFlsh	TxFIFO Flush Register, software writes 1 to flush FIFO, hardware will clear this register automatically after flushing; software should wait for this register to be cleared by hardware before performing other operations. Usually need to wait for 8 clock cycles.(TxFIFO Flush)
4	RxFFlsh	RxFIFO Flush Register, software writes 1 to flush FIFO, hardware will clear this register automatically after flushing; software should wait for this register to be cleared by hardware

bit	name	functional description
		before performing other operations. Usually need to wait for 8 clock cycles. (Rx FIFO Flush)
3:2	-	RFU: Reserved, read as 0
1	HSftRst	AHB clock domain soft reset FIFO will not be flushed, the interrupt flag will not be cleared
0	CSftRst	PHY clock domain soft reset Reset the HCLK and PHY clock domains as follows: <ul style="list-style-type: none"> ● Except for the following bits, clear all interrupts and all CSR register bits: <ul style="list-style-type: none"> —PCGCCTL.GATEHCLK bit —PCGCCTL.STOPPCLK bit —DCFG.DSPD bit ● Reset all module state machines (except AHB slave devices) to idle state, and flush all Tx FIFO and Rx FIFO. ● After the final data phase of the AHB transmission is over, all transactions on the AHB master device are terminated as soon as possible. Immediately terminate all transactions on the USB. <p>The application program can write to this bit at any time when the module needs to be reset. This bit is a self-clearing bit, the module will clear this bit after all necessary logic is reset. This process requires several clocks, depending on the current state of the module. Once this bit is cleared, the software must wait at least 3 PHY clocks before it can access the PHY domain (synchronization delay). The software must also confirm that bit 31 in this register is set to 1 (AHB master is idle) before operation can start.</p>

33.10.4 USB Global Interrupt Status Register (USB_GINTSTS)

NAME	USB_GINTSTS								
Offset	0x000000014								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	WkUpIN T	-			LPM_IN T	-			
access	R/W-0	U-0			R/W-0	U-0			
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	ResetDe t	-	incompl SOOUT	incompl SOIN	OEPINT	IEPINT	-		
access	R/W-0	U-0	R/W-0	R/W-0	R-0	R-0	U-0		
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name	EOPF	ISOODrop	EnumDo ne	USBRst	USBSus p	ErlySusp	-	-	
access	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name	GOUTN akEff	GINNak Eff	-	RxFNEmp	SoF	-	ModeMis	CurMod	
access	R-0	R-0	U-0	R-0	R/W-0	U-0	R/W-0	R-0	

bit	name	functional description
31	WkUpINT	Device Wakeup Interrupt Flag, set when the Device receives the Resume signal in Suspend mode, write 1 to clear by

bit	name	functional description
		software
30:28	-	RFU: Reserved, read as 0
27	LPM_INT	Device LPM Transaction Interrupt Flag, set when Device receives LPM transaction, write 1 to clear by software
26:24	-	RFU: Reserved, read as 0
23	ResetDet	Device Reset Detect Flag, set when Device detects the bus RESET in Suspend mode, write 1 to clear by software
22	-	RFU: Reserved, read as 0
21	incompISOOUT	ISO OUT transfer is incomplete flag, at least one ISO OUT endpoint in the current microframe has not completed the transmission. This interrupt is triggered along with the periodic end of frame interrupt (EOPF) bit in this register.
20	incompISOIN	ISO IN transfer is incomplete flag, at least one ISO IN endpoint in the current microframe has not completed the transmission. This interrupt is triggered along with the periodic end of frame interrupt (EOPF) bit in this register.
19	OEPINT	OUT endpoint interrupt flag When an OUT endpoint has an interrupt pending, this register is set The software needs to read the DAIN register to determine the OUT endpoint that is interrupted, and read the corresponding DOEPINTn register to determine the cause of the interrupt. After software clears the interrupt flag register in DOEPINTn, this bit is automatically cleared.
18	IEPINT	IN endpoint interrupt flag When an IN endpoint has an interrupt pending, this register is set The software needs to read the DAIN register to determine the IN endpoint that is interrupted, and read the corresponding DIEPINTn register to determine the cause of the interrupt. After software clears the interrupt flag register in DIEPINTn, this bit is automatically cleared.
17:16	-	RFU: Reserved, read as 0
15	EOPF	End of Periodic Frame flag, write 1 to clear by software The period frame interval defined by the DCFG.PerFrInt register has been reached
14	ISOODrop	Isochronous OUT packet dropped flag, write 1 to clear by software The MAC controller tries to write isochronous OUT packet to RxFIFO, but the FIFO does not have enough space to accommodate a maximum packet length
13	EnumDone	Enumeration done flag, the application must read the DSTS register to get the enumeration speed, write 1 to clear by software
12	USBRst	USB bus Reset event flag, write 1 to clear by software
11	USBSusp	USB bus Suspend event flag, write 1 to clear by software
10	ErlySusp	USB bus early suspend flag, write 1 to clear by software
9:8	-	RFU: Reserved, read as 0
7	GOUTNakEff	Global OUT NAK effective flag. After the software sets DCTL.SGOUTNak, it waits for GOUTNakEff to be set to indicate that the operation has been successful. Software can clear this interrupt flag by writing to the DCTL.CGOUTNak register.

bit	name	functional description
6	GINNakEff	Global IN NAK effective flag. After the software sets DCTL.SGNPInNak, it waits for GINNakEff to be set to indicate that the operation has been successful. Software can clear this interrupt flag by writing to the DCTL.CGNPInNak register.
5	-	RFU: Reserved, read as 0
4	RxFNEmp	RxFIFO not empty flag, it is set to indicate that there is at least one packet in the RxFIFO waiting to be read
3	SoF	Start of Frame flag, write 1 to clear by software. When the controller receives a SOF token, this interrupt flag is set. The software can read the Device Status register to get the current frame number.
2	-	RFU: Reserved, read as 0
1	ModeMis	Mode Mismatch
0	CurMod	Current Mode, fixed as 0, which means Device

33.10.5 USB Global Interrupt Mask Register (USB_GINTMSK)

NAME	USB_GINTMSK							
Offset	0x00000018							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	WkUpIN TMsk	-			LPM_IN TMsk	-		
access	R/W-0	U-0			R/W-0	U-0		
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	ResetDe tMsk	-	incompl SOOUT Msk	incompl SOINM sk	OEPINT Msk	IEPINTM sk	EPMisM sk	-
access	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	EOPFMs k	ISOODro pMsk	EnumDo neMsk	USBRst Msk	USBSus pMsk	ErlySusp Msk	-	-
access	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	GOUTN akEffMsk	GINNak EffMsk	NPTxFE mpMsk	RxFNEm pMsk	SoFMsk	-	ModeMis Msk	-
access	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0

bit	name	functional description
31:0	xMsk	Mask bit of each interrupt flag register in GINTSTS 0: Mask interrupt generation 1:Allow interrupt generation

33.10.6 USB Receive Status Debug Read Register (USB_GRXSTSR)

AHB's read operation of GRXSTSR will return the corresponding information of the top data packet in the RxFIFO.

NAME	USB_GRXSTSR							
Offset	0x0000001C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	FN[2:0]			PktSts				DPID[1]
access	R-000			R-0000				R-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DPID[0]	BCnt[10:4]						
access	R-0	R-000 0000						
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	BCnt[3:0]				EPNum			
access	R-0000				R-0000			

bit	name	functional description
31:25	-	RFU: Reserved, read as 0
24:21	FN	Frame Number The lower 4 bits of the frame number are only valid in the case of isochronous OUT endpoints
20:17	PktSts	Packet Status 0001: Global OUT NAK(Trigger interrupt) 0010:OUT packet received 0011:OUT transfer completed(Trigger interrupt) 0100:SETUP transaction completed(Trigger interrupt) 0110:SETUP packet received Others: RFU
16:15	DPID	Data PID of the received OUT packet (Data Packet ID) 00:DATA0 10:DATA1 01:DATA2 11:MDATA
14:4	BCnt	Byte count of the received packet (Byte Count)
3:0	EPNum	The endpoint number to which the currently received data packet belongs (Endpoint number)

33.10.7 USB Receive Status and POP Register (USB_GRXSTSP)

AHB's read operation of USB_GRXSTSP will return the corresponding information of the top data packet in the RxFIFO and complete a POP at the same time.

Address: 0x00000020

33.10.8 USB Receive FIFO Size Register (USB_GRXFIZ)

NAME	USB_GRXFIZ							
Offset	0x00000024							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							

bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access					U-0			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name				RxFDep[15:8]				
access				R-0000 0000				
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name				RxFDep[7:0]				
access				R-0011 0000				

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	RxFDep	RxFIFO Depth, in units of 32-bit words, fixed at 48, read-only.

33.10.9 USB Non-Periodic Transmit FIFO Size Register (USB_GNPTXFSIZ)

NAME	USB_GNPTXFSIZ							
Offset	0x00000028							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name			INEPTxF0Dep[15:8]					
access			R-0000 0000					
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name			INEPTxF0Dep[7:0]					
access			R-0001 0000					
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name			INEPTxF0StAddr[15:8]					
access			R-0000 0000					
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name			INEPTxF0StAddr[7:0]					
access			R-0011 0000					

bit	name	functional description
31:16	INEPTxF0Dep	IN Endpoint 0 TxFIFO depth, in units of 32-bit words, fixed at 16, read only
15:0	INEPTxF0StAddr	IN Endpoint 0 TxFIFO start address, read only

33.10.10 USB Low-Power-Mode Config Register (USB_GLPMCFG)

NAME	USB_GLPMCFG							
Offset	0x00000054							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name					-			
access					U-0			
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name					-			L1ResumeOK
access					U-0			R-0

bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	SlpSts	L1Resp		HIRD_Thres				
access	R-0	R-00		R-0 0000				
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	bRmtWk	HIRD			AppL1Res		LPMCap
access	U-0	R-0	R-0000			R/W-0		R/W-0

bit	name	functional description
31:17	-	RFU: Reserved, read as 0
16	L1ResumeOK	Resume is allowed after entering the Sleep state, which is only valid in the LPM Sleep (L1) state. This register is set after the controller enters Sleep mode 50us. (L1 Resume is OK enable) 1:Allow resume 0:Prohibit resume
15	SlpSts	Sleep Status Indication. Set when the controller enters Sleep mode. Exit method: <ul style="list-style-type: none">● USB bus activity is detected● Software sets Remote Wakeup Signaling (DCTL.RmtWkUpSig)● Software resets controller
14:13	L1Resp	Query the MAC controller's response to LPM transaction through this register(L1 Response) 00:ERROR 01:STALL 10:NYET 11:ACK
12:8	HIRD_Thres	When HIRD_Thres[4]=1 and HIRD[3:0] >= HIRD_Thres[3:0], in L1 mode, the controller puts the PHY in deep power-down mode. (Host Initiated Resume Duration Threshold)
7	-	RFU: Reserved, read as 0
6	bRmtWk	Whether it can be woken up remotely, read-only. (Remote Wakeup bit) Update according to bmAttribute when receiving LPM token
5:2	HIRD	Host Initiated Resume Duration Update when receiving LPM token HIRD bmAttribute 0000:50us 0001:125us 0010:200us 0011:275us 0100:350us 0101:425us 0110:500us 0111:575us 1000:650us 1001:725us 1010:800us 1011:875us 1100:950us 1101:1025us 1110:1100us 1111:1175us
1	AppL1Res	LPM response (Application L1 Response) If GLPMCFG.LPMCap=0, the controller always responds to NYET If GLPMCFG.LPMCap=1, the controller responds according

bit	name	functional description
		to the value of AppL1Res: 0:NYET 1:ACK (The premise is to complete a successful LPM transaction)
0	LPMCap	LPM enable 0: Disable LPMsupport 1:Enable LPMsupport

33.10.11 USB Device Config Register (USB_DCFG)

NAME	USB_DCFG							
Offset	0x00000800							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	ResValid							
access	R/W-00 0010							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-	EPMisCnt						-
access	U-0	R/W-1 0000						U-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-			PerFrInt			DevAddr[6:4]	
access	U-0			R/W-00			R/W-000	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DevAddr[3:0]				En32KS	NZstsO UTHShk	DevSpd	
access	R/W-0000				R/W-0	R/W-0	R/W-00	

bit	name	functional description
31:26	ResValid	Resume effective length configuration, the Resume signal maintains a length greater than this configuration value to be considered effective. This register is only valid when DCFG.En32KS=1. (Resume Valid)
25:23	-	RFU: Reserved, read as 0
22:18	EPMisCnt	When the endpoint mismatch data packet reaches the number specified in this register, the endpoint mismatch interrupt flag GINTSTS.EPMis is set (Endpoint Mismatch packet count)
17:13	-	RFU: Reserved, read as 0
12:11	PerFrInt	Generate an interrupt at a specific position in a frame period (Period of Frame Interrupt) 00:80% frame period 01:85% frame period 10:90%frame period 11:95% frame period
10:4	DevAddr	The software needs to write the device address into this register after each SetAddress control command
3	En32KS	Set this register, the PHY interface circuit will use 32K clock in suspend mode(Enable 32K clock in Suspend)
2	NZstsOUTHShk	Used to configure the type of handshake packet sent back when a non-zero length data packet is received in the control transmission status stage (Non-Zero Status OUT Handshake) 0:Pass the received OUT packet to the software, and generate an appropriate handshake according to the NAK and STALL bits in the device endpoint control register 1:Send back the STALL handshake, and do not send the received

bit	name	functional description
		OUT packet to the software
1:0	DevSpd	Configure the device speed type, the software must configure this register to 11 (USB1.1 PHY, clock 48M)(Device Speed)

33.10.12 USB Device Control Register (USB_DCTL)

NAME	USB_DCTL							
Offset	0x00000804							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-			PWROnPrgDone	CGOUTNak	SGOUTNak	CGNPInNak	
access	U-0			R/W-0	W-0	W-0	W-0	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	SGNPInNak	TstCtl			GOUTNakSts	GNPINNakSts	SftDisc	RmtWkUpSig
access	W-0	R/W-000			R-0	R-0	R/W-0	R/W-0

bit	name	functional description
31:17	-	RFU: Reserved, read as 0
16	NakOnBble	When set, the controller will automatically send back NAK after receiving the babble (NAK on Babble)
15:12	-	RFU: Reserved, read as 0
11	PWROnPrgDone	After waking up from power down mode, the software sets this register to indicate that the register configuration is complete(Power-ON Programming Done)
10	CGOUTNak	Write 1 to this register to clear Global OUT NAK (Clear Global OUT NAK) (GINTSTS.GOUTNakEff)
9	SGOUTNak	Writing 1 to this register will set Global OUT NAK to 1 (Set Global OUT NAK) (GINTSTS.GOUTNakEff)
8	CGNPInNak	Write 1 to this register to clear Global Non-Periodic IN NAK (Clear Global Non-Periodic IN NAK) (GINTSTS.GINNakEff)
7	SGNPInNak	Writing 1 to this register will set non-periodic INNAK to 1 (Set Global Non-Periodic IN NAK) (GINTSTS.GINNakEff)
6:4	TstCtl	Test Control 000:Test mode disable 001:Test J mode output 010:Test K mode output 011:Test SE0_NAK mode output 100:Test package mode 101: Test Force enable

bit	name	functional description
		Others: Reserve
3	GOUTNakSts	Global OUT NAK status 0:Determine the form of handshake according to RxFIFO status and NAK and STALL bit settings 1:Data will not be written into RxFIFO, and NAK will be sent back to all packets received, except SETUP
2	GNPINNakSts	Global Non-Periodic IN NAK status 0:Send back handshake based on TxFIFO status 1:Send NAK on all Non-Periodic IN endpoints
1	SftDisc	Soft Disconnect Software can simulate USB disconnection by setting this register
0	RmtWkUpSig	Software sets this register to initiate a remote wakeup to HOST; (Remote Wakeup Signaling) According to the USB2.0 spec, software must clear this register within 1~15ms after setting it. When LPM is enabled and the controller is in the L1 status, setting this register will cause the PHY to send L1 remote signaling to wake up the Host, and the controller will launch sleep mode at the same time. At this time, the hardware will automatically clear the RmtWkUpSig register after 50us.

33.10.13 USB Device Status Register (USB_DSTS)

NAME	USB_DSTS							
Offset	0x00000808							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-		SOFFN[13:8]					
access	U-0		R-00 0000					
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	SOFFN[7:0]							
access	R-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-			ErrticErr		EnumSpd		SuspSts
access	U-0				R-0		R-01	

bit	name	functional description
31:22	-	RFU: Reserved, read as 0
21:8	SOFFN	Frame Number of the received SoF (SoF Frame Number)
7:4	-	RFU: Reserved, read as 0
3	ErrticErr	PHY Error Status flag After the controller detects the error state of the PHY, it will actively enter the Suspend and generate the Early Suspend interrupt flag at the same time. To recover from this error state, the software has to perform a soft disconnect operation.
2:1	EnumSpd	Controller speed setting after Chirp Sequence (Enumeration Speed)

bit	name	functional description
		00:HS 01:FS, PHY_CLKis 30or 60M 10:LS 11:FS, PHY_CLKis 48M
0	SuspSts	Set when a bus Suspend event is detected (Suspend Status flag)

33.10.14 USB Device IN Endpoint Interrupt Mask Register (USB_DIEPMSK)

This register is used to mask the same type of interrupts of all IN endpoints. 0 means to mask interrupt, 1 means to enable interrupts, and the reset default value means to mask interrupts.

NAME	USB_DIEPMSK							
Offset	0x00000810							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-		NakMsk	-			BNAIntMsk	TxFUndrnMsk
access	U-0		R/W-0	U-0			R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	INEPNakEffMsk	INTknEPMisMsk	INTknTxFEmpMsk	TimeOutMsk	AHBErrMsk	EPDisbldMsk	XferComplMsk
access	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:14	-	RFU: Not implemented, must reserve the reset value
13	NakMsk	NAK interrupt mask enable
12:10	-	RFU: Not implemented, must reserve the reset value
9	BNAIntMsk	BNA interrupt Mask enable
8	TxFUndrnMsk	TxFIFO under-run interrupt mask enable
7	-	RFU: Not implemented, must reserve the reset value
6	INEPNakEffMsk	IN endpoint NAK effective interrupt mask enable
5	INTknEPMisMsk	IN token endpoint mismatch interrupt mask enable
4	INTknTxFEmpMsk	IN token TxFIFO Empty interrupt mask enable)
3	TimeOutMsk	Time Out interrupt mask enable, non-isochronous endpoints
2	AHBErrMsk	AHB error interrupt mask enable
1	EPDisbldMsk	Endpoint disabled interrupt mask enable
0	XferComplMsk	Transfer Complete Interrupt Mask enable

33.10.15 USB Device OUT Endpoint Interrupt Mask Register (USB_DOEPMSK)

This register is used to mask the same type of interrupts of all OUT endpoints. 0 means to mask

interrupt, 1 means to enable interrupts, and the reset default value means to mask interrupts.

NAME	USB_DOEPMSK							
Offset	0x00000814							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	NYETMsk	NakMsk	BbleErrMsk	-		BnaOutlntMsk	OutPktErrMsk
access	U-0	R/W-0	R/W-0	R/W-0	U-0		R/W-0	R/W-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	B2Bsetup	-	OutTknEPdisMsk	SetupMsk	AHBErrMsk	EPDisbldMsk	XferComplMsk
access	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit	name	functional description
31:15	-	RFU: Not implemented, must reserve the reset value
14	NYETMsk	NYET interrupt mask enable
13	NakMsk	NAK interrupt mask enable
12	BbleErrMsk	Babble error interrupt mask enable
11:10	-	RFU: Not implemented, must reserve the reset value
9	BnaOutlntMsk	BNA Out interrupt mask enable
8	OutPktErrMsk	OUT packet error interrupt mask enable
7	-	RFU: Not implemented, must reserve the reset value
6	B2Bsetup	Back-to-Back Setup packet interrupt mask enable
5	-	RFU: Not implemented, must reserve the reset value
4	OutTknEPdisMsk	Out Token received when endpoint disabled interrupt mask enable
3	SetupMsk	Setup done interrupt mask enable, only applicable to control OUT endpoints
2	AHBErrMsk	AHB error interrupt mask enable
1	EPDisbldMsk	Endpoint disabled interrupt mask enable
0	XferComplMsk	Transfer complete interrupt mask enable

33.10.16 USB Device All Endpoint Interrupt Register (USB_DAINT)

NAME	USB_DAINT							
Offset	0x00000818							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	OutEPInt[15:8]							
access	R-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	OutEPInt[7:0]							
access	R-0000 0000							

bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	InEPInt[15:8]							
access	R-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	InEPInt[7:0]							
access	R-0000 0000							

bit	name	functional description
31:16	OutEPInt	OUT endpoint interrupt flag register, each OUT endpoint corresponds to 1 bit, up to 16 OUT endpoints (OUT endpoint interrupt)
15:0	InEPInt	IN endpoint interrupt flag register, each IN endpoint corresponds to 1 bit, up to 16 IN endpoints (IN endpoint interrupt)

33.10.17 USB Device All Endpoint Interrupt Mask Register (USB_DAINTMSK)

NAME	USB_DAINTMSK							
Offset	0x00000081C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	OutEPMsk[15:8]							
access	R/W-0000 0000							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	OutEPMsk[7:0]							
access	R/W-0000 0000							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	InEPMsk[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	InEPMsk[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:16	OutEPMsk	OUT endpoint interrupt mask register, each OUT endpoint corresponds to 1 bit, up to 16 OUT endpoints; (OUT endpoint interrupt mask) 0 masks interrupts, 1 allows interrupts
15:0	InEPMsk	IN endpoint interrupt mask register, each IN endpoint corresponds to 1 bit, up to 16 IN endpoints; (IN endpoint interrupt mask) 0 means mask interrupt, 1 means allow interrupt

33.10.18 USB Device IN Endpoint FIFO Empty Interrupt Mask Register (USB_DIEPEMPMSK)

NAME	USB_DIEPEMPMSK							
Offset	0x000000834							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name								
access								

name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-				InEpTxfEmpMsk			
access	U-0				R/W-000			

bit	name	functional description
31:3	-	RFU: Reserved, read as 0
2:0	InEpTxfEmpMsk	IN endpoint transfer FIFO empty interrupt mask register, 0 means mask interrupt, 1 means allows interrupt (IN endpoint TxFIFO empty interrupt mask) Bit0:INendpoint 0 Bit1:INendpoint 1 Bit2:INendpoint 2

33.10.19 USB Device IN Endpoint 0 Control Register (USB_DIEPCTL0)

NAME	USB_DIEPCTL0							
Offset	0x000000900							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	EPEna	EPDis	-	SNAK	CNAK	TxFNum[3:2]		
access	R/W-0	R/W-0	U-0		W-0	W-0	R/W-00	
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	TxFNum[1:0]		Stall	-	EPType		NAKsts	-
access	R/W-00		R/W-0	U-0	R-00		R-0	U-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	USBAct EP	NxtEP				-		
access	R-1	R/W-0000				U-0		
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-					MPS		
access	U-0					R/W-00		

bit	name	functional description
31	EPEna	Endpoint Enable The software set indicates that the data is ready to be transmitted on the control endpoint; when the transmission is completed or the endpoint is disabled, the hardware automatically clears.
30	EPDis	Software setting this register can stop the endpoint data transmission, even if the transmission is not completed. When the MAC controller closes the control endpoint, the hardware automatically clears EPD is and generates an endpoint disable interrupt.(Endpoint Disable)

bit	name	functional description
29:28	-	RFU: Reserved, read as 0
27	SNAK	Software writes 1 to set NAK (Set NAK)
26	CNAK	Software writes 1 to clear NAK (Clear NAK)
25:22	TxFNum	Transfer FIFO number, fixed to 0000 (TxFIFO Number)
21	Stall	When receiving the SETUP token, the software writes 1 and sends back the STALL handshake packet(Send Stall packet)
20	-	RFU: Reserved, read as 0
19:18	EPType	Endpoint type, fixed to 00
17	NAKsts	NAK Status Bit 0:The controller sends back non-NAK handshake packets according to the FIFO status 1:Controller sends back NAK When the software sets this register, the controller stops sending data, even if the TxFIFO is not empty. Note that the controller always sends back an ACK to the SETUP packet.
16	-	RFU: Reserved, read as 0
15	USBActEP	Control endpoint activation flag, fixed to 1 (USB active Endpoint)
14:11	NxtEP	After the current endpoint data is read from the TxFIFO, the endpoint number to which the next data belongs (Next Endpoint)
10:2	-	RFU: Reserved, read as 0
1:0	MPS	Maximum packet length of control endpoint (Max Packet Size) 00:64bytes 01:32bytes 10:16bytes 11:8bytes

33.10.20 USB Device OUT Endpoint 0 Control Register (USB_DOEPCTL0)

NAME	USB_DOEPCTL0								
Offset	0x00000B00								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	EPEna	EPDis		-	SNAK	CNAK		-	
access	R/W-0	R/W-0	U-0		W-0	W-0	U-0		
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	-		Stall	Snp	EPType		NAKsts	-	
access	U-0		R/W-0	R/W-0	R-00		R-0	U-0	
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name	USBActEP				-				
access	R-1				U-0				
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name				-				MPS	
access				U-0				R-00	

bit	name	functional description
31	EPEna	Endpoint Enable The software set indicates that the data is ready to be transmitted on the control endpoint; when the transmission is completed or the endpoint is disabled, the hardware is automatically cleared.
30	EPDis	Endpoint Disable Software setting this register can stop the endpoint data transmission, even if the transmission is not completed. When the MAC controller disables the control endpoint, the hardware automatically clears EPD is and generates an endpoint disable interrupt.
29:28	-	RFU: Reserved, read as 0
27	SNAK	Software writes 1 to set NAK
26	CNAK	Software writes 1 to clear NAK
25:22	-	RFU: Reserved, read as 0
21	Stall	When receiving the SETUP token, the software writes 1 and sends back the STALL handshake packet(Send Stall packet)
20	Snp	Snoop Mode 1:The controller does not check the correctness of the received OUT packet 0:The controller checks the correctness of the OUT packet
19:18	EPType	Endpoint type, fixed to 00
17	NAKsts	NAK Status Bit 0:The controller sends back non-NAK handshake packets according to the FIFO status 1:Controller sends back NAK When the software sets this register, the controller stops sending data, even if the TxFIFO is not empty. Note that the controller always sends back an ACK to the SETUP packet
16	-	RFU: Reserved, read as 0
15	USBActEP	Control endpoint activation flag, fixed to 1 (USB active Endpoint)
14:2	-	RFU: Reserved, read as 0
1:0	MPS	The maximum data packet length of the control endpoint is consistent with DIEPCTL0.MPS and cannot be rewritten(Max Packet Size)

33.10.21 USB Device IN Endpoint x Control Register (USB_DIEPCTLx)

NAME	USB_DIEPCTLx(x=1,2)							
Offset	0x00000900 + x*0x20							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	EPEna	EPDis	SetD1PI D	SetD0PI D	SNAK	CNAK	TxFNum	
access	R/W-0	R/W-0	W-0	W-0	W-0	W-0	R/W-00	
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	TxFNum		Stall	Snp	EPType		NAKsts	DPID
access	R/W-00		R/W/Dy-0	R/W-0	R/W-00		R-0	R-0

bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	USBActEP		-			MPS[10:8]		
access	R-1		U-0			R/W-000		
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name					MPS[7:0]			
access					R/W-0000 0000			

bit	name	functional description
31	EPEna	Endpoint Enable The software set indicates that the data is ready to be transmitted on the control endpoint; when the transmission is completed or the endpoint is disabled, the hardware is automatically cleared.
30	EPDis	Software setting this register can stop the endpoint data transmission, even if the transmission is not completed. When the MAC controller disables the control endpoint, the hardware automatically clears EPD is and generates an endpoint disable interrupt. (Endpoint Disable)
29	SetD1PIN	Valid for interrupt/bulk type endpoints, set DATA1 packet PID (Set Data1 PID)
28	SetD0PIN	Valid for interrupt/bulk type endpoints, set DATA0 packet PID (Set Data0 PID)
27	SNAK	Software writes 1 to set NAK (Set NAK)
26	CNAK	Software writes 1 to clear NAK (Clear NAK)
25:22	TxFNum	Transfer FIFO number (TxFIFO Number)
21	Stall	Send back STALL handshake packet (Send Stall Packet)
20	Snp	Snoop Mode 1:The controller does not check the correctness of the received OUT packet 0:The controller checks the correctness of the OUT packet
19:18	EPType	Endpoint type configure 00:Control 01:Isochronous 10:Bulk 11:Interrupt
17	NAKsts	NAK Status Bit 0:The controller sends back non-NAK handshake packets according to the FIFO status 1:Controller sends back NAK When the software sets this register, the controller stops sending data, even if the TxFIFO is not empty. Note that the controller always sends back an ACK to the SETUP packet.
16	DPID	Data PID For interrupt/bulk endpoints: 0:DATA0 1:DATA1 For isochronous endpoints: 0:Even frame 1:Odd frame
15	USBActEP	The control endpoint activation flag, it is cleared after receiving the USB bus RESET; the software should set this register after

bit	name	functional description
		receiving the Set Configuration or Set Interface command. (USB Active Endpoint)
14:11	-	RFU: Not implemented, must reserve the reset value
10:0	MPS	Maximum data packet length of the endpoint (Max Packet Size)

33.10.22 USB Device OUT Endpoint x Control Register (USB_DOEPCTLx)

NAME	USB_DOEPCTLx(x=1,2)							
Offset	0x00000B00 + x*0x20							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	EPEna	EPDis	SetOddFr	SetEvenFr	SNAK	CNAK	TxFNum	
access	R/W-0	R/W-0	W-0	W-0	W-0	W-0	R/W-00	
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	TxFNum		Stall	Snp	EPType		NAKsts	DPID
access	R/W-00		R/W/Dy-0	R/W-0	R/W-00		R-0	R-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	USBAct EP	-			MPS[10:8]			
access	R-1	U-0			R/W-000			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	MPS[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31	EPEna	Endpoint Enable The software set indicates that the data is ready to be transmitted on the control endpoint; when the transmission is completed or the endpoint is disabled, the hardware is automatically cleared.
30	EPDis	Software setting this register can stop the endpoint data transmission, even if the transmission is not completed. When the MAC controller disables the control endpoint, the hardware automatically clears EPD is and generates an endpoint disable interrupt. (Endpoint Disable)
29	SetOddFr	Valid for isochronous endpoints, set odd frames (Set Odd Frame)
28	SetEvenFr	Valid for isochronous endpoints, set even frames (Set Even Frame)
27	SNAK	Software writes 1 to set NAK (Set NAK)
26	CNAK	Software writes 1 to clear NAK (Clear NAK)
25:22	TxFNum	Transfer FIFO number (TxFIFO Number)
21	Stall	Send back STALL handshake packet (Send Stall Packet)
20	Snp	Snoop Mode 1:The controller does not check the correctness of the received OUT packet

bit	name	functional description
		0:The controller checks the correctness of the OUT packet
19:18	EPType	Endpoint type configure 00:Control 01:Isochronous 10:Bulk 11:Interrupt
17	NAKsts	NAK Status Bit 0:The controller sends back non-NAK handshake packets according to the FIFO status 1:Controller sends back NAK When the software sets this register, the controller stops sending data, even if the TxFIFO is not empty. Note that the controller always sends back an ACK to the SETUP packet.
16	DPID	Data PID For interrupt/bulk endpoints: 0:DATA0 1:DATA1 For isochronous endpoints: 0:Even frame 1:Odd frame
15	USBActEP	The control endpoint activation flag, it is cleared after receiving the USB bus RESET; the software should set this register after receiving the Set Configuration or Set Interface command. (USB Active Endpoint)
14:11	-	RFU: Not implemented, must reserve the reset value
10:0	MPS	Maximum data packet length of the endpoint (Max Packet Size)

33.10.23 USB Device IN Endpoint x InterruptRegister (USB_DIEPINTx)

NAME	USB_DIEPINTx(x=0,1,2)								
Offset	0x00000908 + x*0x20								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	-								
access	U-0								
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	-								
access	U-0								
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name	-	NYETInt	NAKInt	BbleErrInt	PktDrpS ts	-	-	-	
access	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name	TxFEmp	INEPNa kEff	-	INTknTX FEmp	TimeOU T	-	EPDisbld	XferCom pl	
access	R-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	

bit	name	functional description
31:15	-	RFU: Reserved, read as 0
14	NYETInt	When the controller receives a NYET response on a non-Isochronous OUT endpoint, this interrupt flag is set (Not Yet Interrupt)
13	NAKInt	When the controller sends or receives NAK, set this interrupt flag (NAK Interrupt) This interrupt flag is set when the Isochronous IN endpoint sends a 0-length packet due to the empty TxFIFO
12	BbleErrInt	This interrupt flag is set when the controller endpoint receives the babble (Babble Error Interrupt)
11	PktDrpSts	Packet Dropped Status The flag is set when the ISO OUT packet is lost, but no interrupt will be generated.
10:8	-	RFU: Reserved, read as 0
7	TxFEmp	Only the IN endpoint is valid, set when the TxFIFO is half empty or completely empty (TxFIFO Empty) The half-empty or full-empty state selection is determined by the GAHBCFG.NPTxFEmpLvl register
6	INEPNakEff	Only the Periodic IN endpoint is valid, set when the controller samples the NAK bit to be valid Cleared by DIEPCTLn.CNAK register (IN Endpoint NAK Effective)
5	-	RFU: Not implemented, must reserve the reset value
4	INTknTxFEmp	Set when IN token is received, but the corresponding TxFIFO is empty (IN Token when TxFIFO empty)
3	TimeOut	The last IN token timed out (Time Out)
2	-	RFU: Reserved, read as 0
1	EPDisbld	Endpoint is disabled by software (Endpoint disabled)
0	XferCompl	Endpoint transmission complete flag (Transfer Complete)

33.10.24 USB Device OUT Endpoint x Interrupt Register (USB_DOEPINTx)

NAME	USB_DOEPINTx(x=0,1,2)							
Offset	0x00000B08 + x*0x20							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	-	NYETInt	NAKInt	BbleErrInt	PktDrpSts	-	-	-
access	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

name	TxFEmp	B2Bsetup	-	OUTTknEPDIs	Setup	-	EPDisbld	XferCompl
access	R-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0

bit	name	functional description
31:15	-	RFU: Reserved, read as 0
14	NYETInt	When the controller receives a NYET response on a non-Isochronous OUT endpoint, this interrupt flag is set (Not Yet Interrupt)
13	NAKInt	When the controller sends or receives NAK, set this interrupt flag (NAK Interrupt) This interrupt flag is set when the Isochronous IN endpoint sends a 0-length packet due to the empty TxFIFO
12	BbleErrInt	This interrupt flag is set when the controller endpoint receives the babble (Babble Error Interrupt)
11	PktDrpSts	Packet Dropped Status The flag is set when the ISO OUT packet is lost, but no interrupt will be generated.
10:8	-	RFU: Reserved, read as 0
7	TxFEmp	Only the IN endpoint is valid, set when the TxFIFO is half empty or completely empty (TxFIFO Empty) The half-empty or full-empty state selection is determined by the GAHBCFG.NPTxFEmplVl register
6	B2Bsetup	Only controlling the OUT endpoint is valid, set when the controller receives more than 3 back-to-back SETUP packets continuously (Back-to-Back setup)
5	-	RFU: Not implemented, must reserve the reset value
4	OUTTknEPDIs	Set when OUT token is received, but the corresponding endpoint has not been enabled (Out Token when Endpoint disabled)
3	Setup	Only controlling the OUT endpoint is valid, set to indicate the completion of the SETUP phase (Setup done)
2	-	RFU: Reserved, read as 0
1	EPDisbld	Endpoint is disabled by software (Endpoint disabled)
0	XferCompl	Endpoint transmission complete flag (Transfer (Transfer Complete))

33.10.25 USB Device IN Endpoint 0 Transfer Size Register (USB_DIEPTSI0)

NAME	USB_DIEPTSI0								
Offset	0x00000910								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	-								
access	U-0								
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	-			PktCnt		-			
access	U-0			R/W-00		U-0			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name	-								
access	U-0								

bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	-	XferSize						
access	U-0	R/W-000 0000						

bit	name	functional description
31:21	-	RFU: Reserved, read as 0
20:19	PktCnt	Set the number of packets included in the Control transmission; each time the controller reads a packet from the TxFIFO, this register is decremented. (Packet Count)
18:7	-	RFU: Reserved, read as 0
6:0	XferSize	Endpoint 0 transmits the number of bytes. It can be set to the maximum packet length, and an interrupt is generated after each packet is sent.(Transfer Size)

33.10.26 USB Device OUT Endpoint 0 Transfer Size Register (USB_DOEPTSIZ0)

NAME	USB_DOEPTSIZ0								
Offset	0x00000B10								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	-	SupCnt						-	
access	U-0	R/W-00						U-0	
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	-			PktCnt			-		
access	U-0			R/W-00			U-0		
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name	-								
access	U-0								
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name	-	XferSize							
access	U-0	R/W-000 0000							

bit	name	functional description
31	-	RFU: Reserved, read as 0
30:29	SupCnt	Set the number of back-to-back SETUP packets that the endpoint can receive (Setup packet Count) 01:1 packet 10:2 packet 11:3 packet
28:21	-	RFU: Reserved, read as 0
20:19	PktCnt	This register is decremented every time a packet is written into RxFIFO (Packet Count)
18:7	-	RFU: Reserved, read as 0
6:0	XferSize	The number of bytes transmitted by endpoint 0. It can be set to the maximum packet length, and an interrupt is generated after each packet is sent. The hardware decrements this register every time the RxFIFO is read. (Transfer Size)

33.10.27 USB Device IN Endpoint x Transfer Size Register (USB_DIEPTSI_x)

NAME	USB_DIEPTSI _x (x=1,2)							
Offset	0x000000910 + x*0x20							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-	MC		PktCnt[9:5]				
access	U-0	R/W-000		R/W-0 0000				
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	PktCnt[4:0]				XferSize[18:16]			
access	R/W-0 0000				R/W-000			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	XferSize[15:8]				R/W-0000 0000			
access	R/W-0000 0000				R/W-0000 0000			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	XferSize[7:0]				R/W-0000 0000			
access	R/W-0000 0000				R/W-0000 0000			

bit	name	functional description
31	-	RFU: Reserved, read as 0
30:29	MC	Only the periodic IN endpoint is valid, indicating the number of packets that must be transmitted in each frame. The controller uses this register to calculate the PID of the ISO endpoint (Multi Count) 01: 1 packet 10:2 packets 11:3 packets
28:19	PktCnt	Set the total number of packets to be transmitted, decremented each time the controller takes out a packet from the TxFIFO (Packet Count)
18:0	XferSize	Endpoint 0 transmits the number of bytes. It can be set to the maximum packet length, and an interrupt is generated after each packet is sent.(Transfer Size)

33.10.28 USB Device OUT Endpoint x Transfer Size Register (USB_DOEPTSI_x)

NAME	USB_DOEPTSI _x (x=1,2)							
Offset	0x000000B10 + x*0x20							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-	RxDPID		PktCnt[9:5]				
access	U-0	R/W-00		R/W-0 0000				
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	PktCnt[4:0]				XferSize[18:16]			
access	R/W-0 0000				R/W-000			
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	XferSize[15:8]				R/W-0000 0000			
access	R/W-0000 0000				R/W-0000 0000			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	XferSize[7:0]				R/W-0000 0000			
access	R/W-0000 0000				R/W-0000 0000			

bit	name	functional description
31	-	RFU: Reserved, read as 0
30:29	RxDPID	Only the ISO OUT endpoint is valid, indicating the PID of the last packet received by the controller (Received Data PID) 00:DATA0 01:DATA2 10:DATA1 11:MDATA
28:19	PktCnt	Set the total number of packets to be transmitted, decremented each time the controller writes 1 packet to the RxFIFO(Packet Count)
18:0	XferSize	The number of bytes transmitted by endpoint 0. It can be set to the maximum packet length, and an interrupt is generated after each packet is received. Decrement every time a packet is read from the RxFIFO.(Transfer Size)

33.10.29 USB Device IN Endpoint x Transfer Size Register (USB_DTXFSTSx)

NAME	DTXFSTSx(x=0,1,2)							
Offset	0x00000918 + x*0x20							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	INEPTxFSpAvail[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	INEPTxFSpAvail[7:0]							
access	R/W-0001 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	INEPTxFSpAvail	IN Endpoint TxFIFO Space Available 0:TxFIFO full N:n words available

33.10.30 USB Power Control Global Control Register (USB_PCGCCTL)

NAME	USB_PCGCCTL							
Offset	0x00000E00							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							

bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name					-			
access					U-0			
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DpSlp	PhySlp	EN_L1Gating		-		GateHclk	StopPclk
access	R-0	R-0	R/W-0		U-0		R/W-0	R/W-0

bit	name	functional description
31:8	-	RFU: Reserved, read as 0
7	DpSlp	1 indicates that the PHY is in deep sleep in the L1 state
6	PhySlp	1 means the PHY is in sleep
5	EN_L1Gating	When this register is set, the PHY clock is turned off in L1 mode (Enable L1 Clock Gating)
4:2	-	RFU: Reserved, read as 0
1	GateHclk	Stop HCLK in Suspend mode (Gate AHB Clock)
0	StopPclk	Stop PHY clock in Suspend mode (Stop PHY Clock)

33.11 Programming model

33.11.1 Module initialization

This section introduces the module initialization sequence that must be executed by the application program after the USB FS controller is powered on.

After power-on, initialize the global registers of all modules:

1. Read the hardware configuration registers (GHWCFG1, 2, 3, and 4) to determine the configuration parameters of the controller.
2. Configure the following fields of the AHB configuration register (GAHBCFG):
 - Global interrupt mask bit GINTMSK = 1
 - RxFIFO non-empty watermark (GINTSTS.RXFLVL)
 - Periodic TxFIFO empty watermark (NPTxFEL)
3. Configure the following fields of the USB global config register (GUSBCFG):
 - FS timeout calibration field
 - USB turnaround time field
4. The software cancels the mask of the pattern mismatch interrupt in the GINTMSK register.
5. Read the CMOD bit in GINTSTS to confirm that the FS controller is working in device mode.

33.11.2 Device initialization

After power-on, the module initialization is complete, after confirming to enter the device mode, the application program must perform the following steps to initialize the module as a device:

1. Configure the following fields in the DCFG register:
 - Equipment speed
 - Non-zero length state OUT handshake signal
2. Program the GINTMSK register to enable the following interrupts:
 - USB Reset
 - Enumeration Done
 - Early Suspend
 - USB Suspend
 - SOF
3. Wait for the USBRST interrupt in GINTSTS. This means that a reset signal has been detected on the USB for 10ms.
4. Wait for ENUMDNE interrupt in GINTSTS. This interrupt indicates the end of the reset process on the USB. When receiving this interrupt, the application must read the DSTS register to determine the enumeration speed and perform the steps listed in Endpoint initialization when enumeration is complete.

At this point, the device is ready to receive SOF packets and start to perform control transfer on control endpoint 0.

33.11.3 Device programming

33.11.3.1 Endpoint USB reset initialization

1. Set the NAK bit of all OUT endpoints to 1, DOEPCCTLn.SNAK = 1
2. Unmask the following interrupt bits
 - DAINTMSK.INEP0= 1 (Control 0 IN endpoint)
 - DAINTMSK.OUTEP0 = 1 (Control 0 OUT endpoint)
 - DOEPMSK.SETUP= 1
 - DOEPMSK.XferCompl = 1
 - DIEPMSK.XferCompl = 1
 - DIEPMSK.TimeOut = 1
3. Program the following fields in the endpoint-related registers to control OUT endpoint 0 to receive SETUP packets
 - DOEPTSIZ0.SetUP Count = 3

At this point, all the initialization work required to receive the SETUP packet has been completed.

33.11.3.2 End of endpoint enumeration initialization

1. In the enumeration complete interrupt (GINTSTS. EnumDone), read the DSTS register to determine the enumeration speed of the device.
2. Program the DIEPCTL0.MPS field to set the maximum packet size. This step configures control endpoint 0. The maximum packet size of the control endpoint depends on the enumeration speed.

At this point, the device is ready to receive SOF packets and is configured to perform control transfer on control endpoint 0.

33.11.3.3 Initialization when the endpoint receives the SetAddress command

1. Write the device address received in the SetAddress command into the corresponding field of the DCFG register.
2. Program the module to send out IN packets in the status phase.

33.11.3.4 Initialization when the endpoint receives the SetConfiguration/SetInterface command

This section describes the operations that the application must perform when it receives the SetConfiguration or SetInterface command in the SETUP packet.

1. When receiving the SetConfiguration command, the application must program the endpoint registers to configure these endpoint registers using the characteristics of the valid endpoints in the new configuration.
2. When receiving the SetInterface command, the application must program the endpoint register of the endpoint specified by the command.
3. Endpoints that are invalid in the new configuration must be disabled.
4. Modify the DAINTMSK register to enable the interrupt of the valid endpoint and mask the interrupt of the invalid endpoint.
5. After configuring all required endpoints, the application must program the module to send IN packets in the status phase.

At this point, the device module can already receive and send any type of data packet.

33.11.3.5 Endpoint activation

This section describes the steps required to activate a device endpoint or configure an existing device endpoint as a new type.

1. Configure the following fields of the DIEPCTLn or DOEPCCTLn register to program the characteristics of the desired endpoint.
 - Maximum packet size
 - USB active endpoint bit is set to 1
 - Endpoint initial data synchronization bit (for interrupt and bulk endpoints)
 - Endpoint type
 - TxFIFO number
2. After activating the endpoint, the module starts to decode the token sent to the endpoint and responds with a valid handshake signal if the received token is valid.

33.11.3.6 Endpoint disabled

This section describes the steps required to disable existing endpoints.

1. In the endpoint to be disabled, clear the USB active endpoint bit in the DIEPCTLn or DOEPCCTLn register.
2. After the endpoint is disabled, the module will ignore the token sent to that endpoint, which will cause the USB to time out.

33.11.4 Operational model

33.11.4.1 OUT data transmission


This section describes the internal data flow and application procedures during the out transmission phase.

Data packet read

This section describes how to read data packets (OUT data and SETUP packets) from the RxFIFO.

1. When the RXFLVL interrupt (GINTSTS.RxFLvl) is captured, the application program must read the USB receive status and pop register (GRXSTSP).
2. The application program can mask the RXFLVL interrupt by writing GINTMSK.RxFLvl = 1'b0 until the data packet is read from the RxFIFO.
3. If the byte count of the received data packet is not 0, the data will be popped from the RxFIFO and stored in the memory. If the byte count of the received packet is 0, no data will be popped from the RxFIFO.
4. The state of the data packet read from the RxFIFO has the following states:
 - a) Global OUT NAK state: PktSts=Global OUT NAK, BCnt=11'h000, EPNum=I Care (4'h0), DPID = I Care (2'b00). These data indicate that the global OUT NAK bit has taken

- effect.
- b) SETUP packet:PktSts = SETUP, BCnt = 11'h008, EPNum = Control EP Num, DPID = D0.These data indicate that the SETUP packet received on the specified endpoint can now be read from the RxFIFO.
 - c) The SETUP phase is completed:PktSts = Setup Stage Done, BCnt = 11'h0, EPNum = Control EP Num,DPID = Don't Care (2'b00).These data indicate that the SETUP phase of the specified endpoint is completed and the data phase has been started. After this status entry is popped from the RxFIFO, the module will generate a SETUP interrupt on the control OUT endpoint.
 - d) OUT packet: PktSts = DataOUT, BCnt = The size of the received OUT packet ($0 \leq BCnt \leq 1,024$),EPNum = Endpoint number of the received data packet, DPID = Actual data PID.
 - e) Data transfer is complete:PktSts = OUT data transmission completed, BCnt = 11'h0, EPNum = OUT EP number of completed data transmission, DPID = I Care (2'b00).These data indicate the completion of the OUT data transfer of the specified OUT endpoint. After this status entry is popped from the RxFIFO, the module will trigger a "transmission complete" interrupt on the specified OUT endpoint.
5. After popping data from the RxFIFO, the GINTSTS.RxFLvl interrupt must be unmasked.
 6. Each time the application detects a GINTSTS.RxFLvl interrupt, it will repeat steps 1 to 5. Reading an empty RxFIFO may cause undefined module behavior.



Setup transmission

This section describes how the module handles SETUP packets and the order in which the application processes SETUP transactions.

- Application requirements

1. To receive SETUP packets, the DOEPTSI n .SUPCnt field in the control OUT endpoint must be programmed to a non-zero value. If the application program programs the STUPCNT field to a non-zero value, the module will receive the SETUP packet and write it into the receive FIFO regardless of the NAK status and the setting of the DOEPCCTL n .EPEna bit. After the control endpoint receives a SETUP packet, the SUPCnt field will decrement. If the SUPCnt field is not programmed to an appropriate value before receiving the SETUP packet, the module can still receive the SETUP packet and decrement the SUPCnt field, but the application program may not be able to determine the correct number of SETUP packets received during the establishment phase of the control transfer.
2. The application must always allocate enough space in the RxFIFO to be able to receive up to three consecutive SETUP packets on the control endpoint.
3. The application program must read the 2 DWORDs of the SETUP packet from the RxFIFO.
4. The application program must read and discard a DWORD "Setup Phase Complete" status word from the RxFIFO.


- Internal data flow

1. When a SETUP packet is received, the module will write the received data into the RxFIFO without checking the available space in the RxFIFO, and regardless of the NAK and STALL bit settings of the endpoint. The module will internally set the IN NAK and OUT NAK bits of the control IN/OUT endpoint of the SETUP packet received. The module will set the IN NAK and OUT NAK bits of the control IN/OUT endpoint that received the SETUP packet to 1 internally.
2. For each SETUP packet received on the USB, the module will write 3 words of data into the RxFIFO and decrement the SUPCnt field by 1.
 - The first word contains internal control information used by the module
 - The second word contains the first 4 bytes of the SETUP command
 - The third word contains the last 4 bytes of the SETUP command
3. When the setup phase ends and the data IN/OUT phase starts, the module will write a status entry ("Setup Phase Complete" word) into the RxFIFO to indicate the completion of the setup phase.
4. On the AHB side, the SETUP packet is read by the application program.

5. When the application program pops the "Setup Phase Complete" word from the RxFIFO, the module will trigger the DOEPINTn.SETUP interrupt, indicating that the application program can process the received SETUP packet. The module will clear the endpoint enable bit that controls the OUT endpoint.

- Application programming flow

1. Set the field DOEPTSIZn.SUPCn = 3.
2. Wait for the GINTSTS.RxFnL interrupt, and read the data packet from the RxFIFO.
3. DOEPINTn.SETUP interrupt triggering indicates the successful completion of SETUP data transmission. When this interrupt occurs, the application program must read the DOEPTSIZn register to determine the number of SETUP packets received and process the last SETUP packet received.



- Process more than three consecutive SETUP packets

According to the USB 2.0 specification, in the case of a SETUP packet error, the host usually does not send more than 3 consecutive SETUP packets to the same endpoint. However, the USB 2.0 specification does not limit the number of consecutive SETUP packets that the host can send to the same endpoint. When this happens, the module will generate an interrupt DOEPINTn.Back2BackSETUp.

Set global OUT NAK to 1

- Internal data flow

1. If the application program sets the DCTL.SGOUTNak bit to 1, the module will stop writing data other than the SETUP packet to the RxFIFO. Regardless of the size of the available space in the RxFIFO, the device will reply NAK to the asynchronous OUT token sent by the host, and directly ignore the synchronous OUT packet.
2. The module writes the global OUT NAK mode DWORD into the RxFIFO. The application must leave enough space for this.
3. When the application pops the global OUT NAK word from the RxFIFO, the module will set the GINTSTS.GOUTNakEff interrupt to 1.
4. After the application detects the interrupt, it will consider the module to be in the global OUT NAK mode. The application program can clear the interrupt by clearing the DCTL.SGOUTNak bit.

- Application programming sequence:

1. To stop receiving any type of data into the RxFIFO, the application must program the following fields to set the global OUT NAK bit. DCTL.SGOUTNak = 1'b1
2. Wait for GINTSTS.GOUTNakEff to interrupt. Once triggered, this interrupt indicates that the module has stopped receiving any type of data except SETUP packets.
3. After the application program sets the DCTL.SGOUTNak bit to 1, the application program can receive valid OUT packets before the module triggers the GINTSTS.GOUTNakEff interrupt.
4. The application program can temporarily mask this interrupt by performing a write operation to the GINTMSK.GINNakEffMsk bit. GINTMSK.GINNakEffMsk = 1'b0
5. When the application is ready to exit the global OUT NAK mode, the DCTL.SGOUTNak bit must be cleared. This operation will also clear the GINTSTS.GOUTNakEff interrupt. DCTL.CGOUTNak = 1'b1
6. If the application has previously masked the interrupt, you must unmask the interrupt in the following way: GINTMSK.GINNakEffMsk = 1'b1

Disable OUT endpoint

The application must use the following sequence to disable enabled OUT endpoints.

- Application programming sequence:

1. Before disabling any OUT endpoint, the application program must enable the global OUT NAK mode in the module.

`DCTL.SGOUTNak = 1'b1`

2. Wait for GINTSTS.GOUTNakEff interrupt.

3. Disable the OUT endpoint by programming the following fields:

`DOEPCTLn.EPDisable = 1'b1`

`DOEPCTLn.SNAK = 1'b1`

4. Wait for the DOEPINTn.EPDDisabled interrupt, which indicates that the OUT endpoint has been completely disabled. When the DOEPINTn.EPDDisabled interrupt is triggered, the module will also clear the following bits:

`DOEPCTLn.EPDisable = 1'b0`

`DOEPCTLn.EPEnable = 1'b0`

5. The application program must clear the global OUT NAK bit to start receiving data from other OUT endpoints that are not disabled.

`DCTL.SGOUTNak = 1'b0`

Stop asynchronous OUT endpoint

This section describes how the application can disable asynchronous endpoints.

1. Set the module to global OUT NAK mode.

2. Disable the required endpoint and set the STALL bit

`DOEPCTL.STALL = 1`

3. When the application no longer needs the endpoint to reply to the STALL handshake signal, the DOEPCTL.STALL bit must be cleared.

4. If the application program receives the SetFeature.Endpoint Halt or ClearFeature.Endpoint Halt command from the host to set or clear the STALL state of the endpoint, it must set the STALL bit to 1 or clear it before the control endpoint enters the state phase of transmission.

General non-synchronous OUT data transmission

This section introduces a general non-synchronous OUT data transmission (control, batch, or interrupt).

- Application requirements:

1. Before establishing an OUT transfer, the application must allocate a buffer in memory to hold all the data to be received as part of the OUT transfer.
2. For OUT transfer, the transfer size field in the transfer size register of the endpoint must be a multiple of the maximum packet size of the endpoint, and is word-aligned.
 - Transmission size [EPNUM] = $n \times (\text{MPSIZ}[EPNUM] + 4 - (\text{MPSIZ}[EPNUM] \bmod 4))$
 - Number of data packets [EPNUM] = n
 - $n > 0$
3. When an OUT endpoint interrupt occurs, the application program must read the transfer size register of the endpoint to calculate the effective amount of data in the memory. The amount of valid data received may be less than the programmed transfer size.
 - The valid data amount in the memory = The initial transfer amount set by the application program – The remaining transfer amount after the module is updated
 - The number of received USB data packets = The initial number of data packets set by the application – The number of remaining data packets after the module is updated

- Internal data flow:


1. The application program must set the transfer size and packet count fields in the endpoint related registers, clear the NAK bit, and enable the endpoint to receive data.
2. After the NAK bit is cleared, as long as there is room in the RxFIFO, the module will start to receive data and write the data into the RxFIFO. For each data packet received on the USB, the data packet and its status are written into the RxFIFO. Each packet written to receive FIFO will decrement the packet count field of the endpoint by 1.
 - If the CRC of the received data packet is invalid, it will be automatically cleared from the RxFIFO.
 - After replying to the ACK for the data packet on the USB, the module will discard the asynchronous OUT data packet resent by the host because it cannot detect the ACK. The application will not detect multiple consecutive OUT packets on the same endpoint with the same data PID. In this case, the packet count will not decrement.
 - If there is no space in the RxFIFO, synchronous or asynchronous data packets will be

ignored and they will not be written to the RxFIFO. In addition, the asynchronous OUT token will receive a NAK handshake response.

- In all three cases above, the packet count will not decrement because no data is written into the RxFIFO.
3. When the packet count becomes 0 or a short packet is received on the endpoint, the NAK bit of the endpoint will be set to 1. After the NAK bit is set to 1, synchronous or asynchronous data packets will be ignored and will not be written into the RxFIFO. At the same time, the asynchronous OUT token will receive a NAK handshake response.
 4. After the data is written into the RxFIFO, the application will read the data from the RxFIFO and write the data into the external memory, one packet at a time for each endpoint.
 5. After writing each data packet to the external memory, the transfer size of the endpoint will automatically subtract the size of the data packet.
 6. In the following situations, the OUT data transfer completion status of the OUT endpoint will be written into the RxFIFO:
 - The transfer size is 0 and the packet count is 0
 - The last OUT packet written into the RxFIFO is a short packet ($0 \leq \text{Data packet size} < \text{maximum packet size}$)
 7. When the application pops up this status entry (OUT data transfer is complete), and generates a transfer completion interrupt for the endpoint, and clears the endpoint enable bit at the same time.
- Application programming process:
1. Use the transfer size and the number of corresponding data packets to program the DOEPTSI n register.
 2. Use the endpoint feature to program the DOEPC T L n register, set the endpoint enable bit and clear the NAK bit.
 - DOEPC T L n .EPEna = 1
 - DOEPC T L n .CNAK = 1
 3. Wait for the GINTSTS.RxStsQ interrupt and read the data packet from the RxFIFO. This step can be repeated multiple times, depending on the size of the transfer.
 4. Trigger the DOEPI T n.XferCompl interrupt to indicate the successful completion of the asynchronous OUT data transfer.
 5. Read the DOEPTSI n register to determine the effective amount of data.

Example: Bulk OUT transfer

This section describes the process of receiving a single bulk OUT packet from USB into AHB.



After receiving the SetConfiguration/SetInterface command, the application program will initialize all OUT endpoints: set the endpoint enable bit in the DOEPCCTLn register and clear the NAK bit, use the transfer size and the number of corresponding data packets to program the DOEPTSIZn register.

1. The host tries to send data (OUT token) to the endpoint.
2. When the module receives an OUT token on the USB, the module will store the data packet in the RxFIFO as long as there is free space in it.
3. After writing a complete packet in the RxFIFO, the module will then cause the GINTSTS.RxFLvl interrupt.
4. After receiving the number of USB data packets specified by PKTCNT, the module internally sets the NAK bit of the endpoint to 1 to prevent it from receiving any more data packets.
5. The application program handles the interrupt and reads data from the RxFIFO.
6. After the application has read all the data (equivalent to XferSize), the module will generate a DOEPIINTn.XferCompl interrupt.
7. The application program processes the interrupt and knows that the transfer is completed by the trigger of the DOEPIINTn.XferCompl interrupt.

General synchronous OUT data transmission

This section introduces general synchronous OUT data transmission.

- Application requirements

1. All application requirements for asynchronous OUT data transmission apply to synchronous OUT data transmission.
2. For the transmission size and packet count fields in the synchronous OUT data transmission, they must always be set to the number of packets of the largest packet size that can be received in a single frame. Synchronous OUT data transmission transactions must be completed within one frame.

$$1 \leq \text{packet count[epnum]} \leq 3$$

3. Before the end of the periodic frame (GINTSTS.EOPF interrupt), the application must read all synchronous OUT packets (data entries and status entries) from the RxFIFO.
4. To receive the data in the next frame, a synchronous OUT endpoint must be enabled after GINTSTS.EOPF and before GINTSTS.SOF.

- Internal data flow

1. The internal data flow of the synchronous OUT endpoint is basically the same as that of the asynchronous OUT endpoint, but there are slight differences.
2. When the synchronous OUT endpoint is enabled by setting the endpoint enable bit to 1 and clearing the NAK bit to zero, the even/odd frame bit must be set accordingly. Only when the following conditions are met, the module will receive data in a specific frame on the synchronous OUT endpoint:

$$\text{DOEPCTLn.Even/Odd microframe} = \text{DSTS.SOFTN}[0]$$

3. When the application program completely reads a synchronous OUT data packet (data and status) from the RxFIFO, the module will update the DOEPTSIZn.ReceivedDPID field according to the data PID of the last synchronous OUT data packet read from the RxFIFO.

- Application programming sequence

1. Program the DOEPTSIZn register with the transfer size and corresponding packet count.
2. Use the endpoint feature to program the DOEPCTLn register, and set the endpoint enable bit, clear NAK bit, and odd/even frame bits to 1.
 - EPENA = 1
 - CNAK = 1

- EONUM = 0 (even number) or 1 (odd number)
3. Wait for the GINTSTS.RxStsQ interrupt and read the data packet from the RxFIFO. This step can be repeated multiple times, depending on the size of the transmission.
 4. The DOEPINTn.XferCompl interrupt indicates the completion of the synchronous OUT data transfer. This interruption does not necessarily mean that the data in the memory is valid.
 5. For synchronous OUT transfers, the application may not always detect the interrupt. Instead, the application may detect the GINTSTS.incomplete Isochronous OUT interrupt.
 6. Read the DOEPTSIzn register to determine the received transfer size and the validity of the data received in the frame. The application program must treat the data received in the memory as valid data only when one of the following conditions is met:
 - DOEPTSIzn.RxDPID = D0, and the number of USB data packets that receive the valid data = 1
 - DOEPTSIzn.RxDPID = D1, and the number of USB data packets that receive the valid data = 2

The number of USB data packets that receive the valid data = The initial number of data packets programmed by the application- The number of remaining data packets after the module is updated, the application can discard the invalid data packets.

Incomplete synchronous OUT data transmission

This section introduces the application programming flow when the synchronous OUT data packet is lost.

- Internal data flow:

1. For synchronous OUT endpoints, the DOEPINTn.XferCompl interrupt may not always be raised. If the module discards the synchronous OUT packet, the application program may not be able to detect the DOEPINTn.XferCompl interrupt in the following situations:
 - When the RxFIFO cannot accommodate a complete ISO OUT data packet, the module will discard the received ISO OUT data
 - The received synchronous OUT packet has a CRC error
 - The synchronization OUT token received by the module is damaged
 - The application program reads data from the RxFIFO very slowly
2. If the module detects the end of the periodic frame before the transmission of all synchronous OUT endpoints is completed, it will trigger the incomplete synchronous OUT data interrupt (GINTSTS.incomplete Isochronous OUT data), indicating that at least one synchronous

OUT endpoint has not triggered the DOEPINTn.XferCompl interrupt. At this time, the endpoint that has not completed the transfer remains enabled, but there is no effective transfer in progress on this endpoint of the USB.

- Application programming process:

1. The hardware triggers the GINTSTS.incomplete Isochronous OUT data interrupt to indicate that at least one isochronous OUT endpoint in the current frame has an incomplete transmission.
2. If this happens because the synchronous OUT data is not completely read from the endpoint, the application must ensure that all synchronous OUT data (including data entries and status entries) are read from the RxFIFO before proceeding.
3. When the application program receives the GINTSTS.incomplete Isochronous OUT data interrupt, the application program must read the control registers (DOEPCTLn) of all synchronous OUT endpoints to determine which endpoints have incomplete transmissions in the current frame. When the following two conditions are met at the same time, it means that the endpoint transmission is not completed:
 - DOEPCTLn.Even/Odd microframe bit = DSTS.SOFFN[0]
 - DOEPCTLn.Endpoint Enable = 1
4. Before the GINTSTS.SOF interrupt is detected, the previous step must be performed to ensure that the current frame number has not changed.
5. For synchronous OUT endpoints with incomplete transmission, the application must discard the data in the memory and disable the endpoint by setting the DOEPCTLn.Endpoint Disable bit.
6. Wait for the DOEPINTn.Endpoint Disabled interrupt and enable the endpoint to receive new data in the next frame. Since the module may take some time to disable the endpoint, the application may not be able to receive the data in the next frame after receiving invalid synchronization data.

33.11.4.2 IN data transmission

Packet write

This section describes how the application program writes data packets into the endpoint FIFO.

1. The application can choose polling mode or interrupt mode.
 - In the polling mode, the application program monitors the state of the endpoint transferring data FIFO by reading the DTXFSTS_n register to determine whether there is enough space in the data FIFO.
 - In interrupt mode, the application program waits for the DIEPINTn.TxFEmp interrupt, and

- then reads the DTXFSTS_n register to determine whether there is enough space in the data FIFO.
- To write a single non-zero length data packet, there must be enough space in the data FIFO to accommodate the entire data packet.
 - To write a zero-length packet, the application program must not check the FIFO space.
2. When the application program determines that there is enough space to write the transmit data packet, the application program must first write the endpoint control register accordingly, and then write the data into the data FIFO. Generally, the application program must perform a read/write operation on the DIEPCTL_n register to avoid modifying the other contents of the register while setting the endpoint enable bit to 1.

If there is enough space, the application can write multiple packets of the same endpoint into the TxFIFO.

Set IN endpoint NAK to 1

- Internal data flow:

1. When the application program sets the IN NAK of a specific endpoint to 1, the module will stop the data transmission on the endpoint, regardless of whether the data in the endpoint TxFIFO is available.
2. The asynchronous endpoint receives the IN token and replies with a NAK handshake response. The isochronous endpoint receives the IN token and returns a zero-length data packet.
3. The module triggers the DIEPINT_n.IN NAK Effective (IN endpoint NAK valid) interrupt in response to the DIEPCTL.Set NAK bit.
4. After the application detects the interrupt, it will think that the endpoint is in IN NAK mode. The application can clear the interrupt by setting the DIEPCTL_n.Clear NAK bit to 1.

- Application programming process:

1. To stop sending any data on a specific IN endpoint, the application must set the IN NAK bit.
 $\text{DIEPCTL}_n.\text{SetNAK} = 1'b1$
2. Wait for the DIEPINT_n.NAK Effective interrupt to trigger. This interrupt indicates that the module has stopped sending data on the endpoint.
3. When the application program sets the NAK bit to 1, but the DIEPINT_n.NAK Effective interrupt has not been triggered yet, the module can send valid IN data on the endpoint.
4. The application program can temporarily mask the interrupt by writing to the DIEPMSK.NAK Effective bit.

$\text{DIEPMSK.NAK Effective} = 1'b0$

5. To exit the endpoint NAK mode, the application must clear the DIEPCTLn.NAK status bit. This operation also clears the DIEPINTn.NAK Effective interrupt.

DIEPCTLn.ClearNAK = 1'b1

6. If the application has masked the interrupt, it must be unmasked as follows:

DIEPMSK.NAK Effective = 1'b1

Disable IN endpoint

Use the following programming flow to disable specific IN endpoints that have been previously enabled.

- Application programming flow:

1. The application must stop writing data on the AHB before disabling the IN endpoint.

2. The application must set the endpoint to NAK mode.

DIEPCTLn.SetNAK = 1'b1

3. Wait for DIEPINTn.NAK Effective interrupt.

4. Set the following bits in the DIEPCTLn register of the endpoint that must be disabled to 1.

DIEPCTLn.Endpoint Disable = 1'b1

DIEPCTLn.SetNAK = 1'b1

5. The triggering of the DIEPINTn.Endpoint Disabled interrupt indicates that the module has completely disabled the specified endpoint. While triggering the interrupt, the module will also clear the following bits:

DIEPCTLn.EPEnable = 1'b0

DIEPCTLn.EPDDisable = 1'b0

6. For periodic IN EP, the application must read the DIEPTSIZn register to calculate how much data on the endpoint is sent on the USB.

7. The application program must clear the data in the endpoint TxFIFO by setting the following fields in the GRSTCTL register to 1:

GRSTCTL.TxFIFONum = Endpoint Transmit FIFO Number

GRSTCTL.TxFFLush = 1

The application program must poll the OTG_FS_GRSTCTL register until the module clears the TXFFLSH bit, which indicates the end of the FIFO emptying operation. To send new data on this endpoint, the application can re-enable the endpoint at a later time.

Stop asynchronous IN endpoint

This section describes how the application can stop asynchronous endpoints.

- Application programming flow:

1. Disable the IN endpoint to be stopped. At the same time, set the STALL bit to 1.
2. When the endpoint is enabled, set
 $\text{DIEPCTLn.Endpoint Disable} = 1$
 $\text{DIEPCTLn.STALL} = 1$
STALL bit always has higher priority than NAK bit
3. The module triggers the $\text{DIEPINTn.Endpoint Disabled}$ interrupt to let the application know that the specified endpoint has been disabled.
4. The application must clear the TxFIFO according to the endpoint type. For non-periodic endpoints, the application must re-enable another non-periodic endpoint that does not need to be stopped to send data.
5. When the application program is ready to end the STALL handshake signal for this endpoint, the DIEPCTLn.STALL bit must be cleared.
6. If the application program receives the $\text{SetFeature.Endpoint Halt}$ command or $\text{ClearFeature.Endpoint Halt}$ command from the host to set or clear the STALL state of the endpoint, it must set the STALL bit to 1 or clear it before the state transition of the control endpoint.

- Special case: stop controlling IN/OUT endpoints

If the number of IN/OUT tokens sent by the host exceeds the value specified in the SETUP packet in the stage of controlling transmitted data, the module must reply STALL to these redundant IN/OUT tokens. In this case, the application must enable the $\text{DIEPINTn.INTknTXFEmp}$ interrupt and $\text{DOEPINTn.OUTTknEPdis}$ interrupt in the stage of controlling transmitted data (after the module has finished transmitting the amount of data specified by the SETUP packet). Subsequently, when the application program receives this interrupt, it must set the STALL bit in the corresponding endpoint control register to 1 and clear the interrupt.

General non-periodic IN data transmission

- Application requirements:

1. Before establishing an IN transmission, the application must ensure that each data packet that constitutes an IN transmission can be accommodated in a single buffer.

2. For IN transmission, the transmission size field in the endpoint transmission size register represents the effective data volume of this transmission, which is composed of multiple maximum data packet sizes and a single short data packet. The short data packet is sent at the end of the transmission.

- To send multiple packets of the largest packet size and add a short packet at the end of the transmission:

Transmission size[epnum] = $n \times \text{MPSIZ}[epnum] + sp$ ($n \geq 0, 0 \leq sp < \text{MPSIZ}[epnum]$)

If $sp > 0$, Packet count[epnum] = $n + 1$; otherwise, Packet count[epnum] = n

- To send a single zero-length packet:

Transmission size[epnum] = 0

Packet count[epnum] = 1

- To send multiple packets of the largest packet size and add a zero-length packet at the end of the transmission, the application must split the transmission into two parts. The first part sends a data packet with the largest packet size, and the second part only sends a zero-length data packet.

The first transmission: Transmission size[epnum] = $n \times \text{MPSIZ}[epnum]$; Packet count = n ;

The second transmission: Transmission size[epnum] = 0; Packet count[epnum] = 1;

3. After enabling an endpoint for data transfer, the module will update the transfer size register. At the end of the IN transfer (Endpoint Disabled interrupt), the application must read the transfer size register to determine how much data has been sent to the TxFIFO through the USB.

4. The amount of data sent into the TxFIFO = The initial transmission size programmed by the application - The final transmission size after the module is updated

The amount of data transferred on the USB = (The initial transfer packet count programmed by the application - The final transfer packet count after the module is updated) $\times \text{MPSIZ}[epnum]$

The remaining amount of data to be sent via USB = The initial transfer size programmed by the application - The amount of data transferred on the USB

● Internal data flow:

1. The application must set the transfer size and packet count fields in the registers of a specific endpoint, and enable the endpoint to send data.
2. The application must also write the data to be sent to the TxFIFO of the endpoint.
3. Every time the application writes a data packet to the TxFIFO, the transmission size of the endpoint will automatically subtract the data packet size. The application program continues to get

data from the memory to write to the TxFIFO until the transfer size of the endpoint becomes 0. After writing data to the FIFO, the "number of data packets in the FIFO" count will increase (This is a 3bit count that is maintained internally by the module, and each IN endpoint sends FIFO corresponds to one. In the IN endpoint FIFO, the maximum number of data packets maintained by the module is always 8). For zero-length data packets, each FIFO has a separate flag, and there is no data in the FIFO.


4. After the data is written into the TxFIFO, the module will send the data out when the IN token is received. After each data packet is sent out and the reply ACK handshake signal is received, the data packet count of the endpoint will be decremented by 1 until the data packet count becomes 0. When a timeout occurs, the packet count will not decrement.
5. For a zero-length packet (indicated by the internal zero-length flag), the module will send a zero-length packet after receiving the IN token and decrement the value of the packet count field.
6. If there is no data in the FIFO corresponding to the endpoint that receives the IN token, and the packet count field of the endpoint is zero, the module will generate an IN Tkn Rcvd When FIFO Empty interrupt for the endpoint (The premise is that the NAK bit of the endpoint is not set to 1). The module replies to the NAK handshake signal on the asynchronous endpoint.
7. The module will return the FIFO pointer to the beginning internally and will not generate a timeout interrupt.
8. When the transmission size is 0 and the packet count is 0, the transmission completion interrupt of the endpoint will be generated, and the endpoint enable will be cleared at the same time.

- Application programming process:

1. Use the transfer size and the corresponding packet count to set the DIEPTSIZn register.
2. Use the endpoint feature to set the DIEPCTLn register and set the CNAK and EPENA bits to 1.
3. When sending a non-zero length data packet, the application program must poll the DTXFSTS_n register (Where x is the FIFO number associated with the endpoint) to determine whether there is enough space in the data FIFO.

Example: Batch IN transfer

This section describes the process of sending a single bulk IN packet from the USB to the host.



1. The host sends an IN token, trying to read data from the endpoint.
2. After receiving the IN token on the USB, because there is no data to be sent in the TxFIFO, the module returns a NAK handshake signal.
3. The module generates the DIEPINTn.IN Token Rcvd When TxFIFO Empty interrupt to inform the application program that there is no data to send in the FIFO.
4. After the data is ready to be sent, set the transfer size and packet count fields in the DIEPTSIzn register.
5. The application program writes data packets whose length is less than or equal to MPSIZ[epnum] into the TxFIFO.
6. The host resends the IN token.
7. Since the data has been prepared, the module sends out the data packet and accepts the ACK handshake from the host.
8. Since XferSize is 0, the transmission ends, and the device generates a DIEPINTn.XferCompl interrupt.
9. The application program is interrupted accordingly, and the end of the transmission is judged through the interrupt setting.

General periodic IN data transmission

This section describes a typical periodic IN data transfer.

- Application program requirements

1. Application program requirements 1, 2, 3, and 4 of general non-periodic IN data transmission are also applicable to periodic IN data transmission (requirement 2 is only slightly modified).

— The application can only send several data packets with the largest data packet size or several packets with the largest data packet size, plus a short data packet at the end of the transmission. To send multiple data packets with the largest packet size and add a short data packet at the end of the transmission, the following conditions must be met:

Transmission size[epnum] = $n \times \text{MPSIZ}[epnum] + sp$ (where $n \geq 0$, and $0 \leq sp < \text{MPSIZ}[epnum]$)

If ($sp > 0$), Packet count[epnum] = $n + 1$; otherwise, Packet count[epnum] = n ; mc[epnum] = Packet count[EPNUM]

— The application cannot send a zero-length packet at the end of the transmission. The application can send a zero-length data packet separately. To send a single zero-length packet:

Transmission size[EPNUM] = 0

Packet count[EPNUM] = 1

mc[EPNUM] = Packet count[EPNUM]

2. The application can only schedule data transmission for one frame at a time.

$(\text{DIEPTSI}Zn.\text{MC}-1) \times \text{DIEPCTL}n.\text{MPS} \leq \text{DIEPTSI}Zn.\text{XferSiz} \leq (\text{DIEPTSI}Zn.\text{MC} \times \text{DIEPCTL}n.\text{MPS})$

$\text{DIEPTSI}Zn.\text{PktCnt} = \text{DIEPTSI}Zn.\text{MC}$

If $\text{DIEPTSI}Zn.\text{XferSiz} < \text{DIEPTSI}Zn.\text{MC} \times \text{DIEPCTL}n.\text{MPS}$, the last data packet transmitted is a short data packet

3. Before receiving the IN token, the application must write the complete data to be sent in the frame into the TxFIFO. When the IN token is received, even if the data to be sent in the frame in the TxFIFO is only one double word not written in, the module will perform the operation when the FIFO is empty.

4. When the TxFIFO is empty, a zero-length data packet will be returned on the synchronous endpoint, and a NAK handshake signal will be returned on the interrupt endpoint.

- Application programming sequence:

1. Use the endpoint feature to program the DIEPTSI Zn register and set the CNAK and EPENA

bits to 1.

2. Write the data that needs to be transmitted in the next frame into the TxFIFO.
3. The hardware triggers DIEPINTn.In Token Rcvd When TxF Empty interrupt indicates that the application program has not yet written all the data that needs to be sent into the TxFIFO.
4. If the interrupt endpoint is enabled before the interrupt is detected, the interrupt will be ignored. If the interrupt endpoint is not enabled, enable this endpoint so that the data can be sent out when the next IN token is received.
5. If the DIEPINTn.In Tkn Rcvd interrupt is triggered when the DIEPINTn.XferCompl interrupt is triggered by the hardware, it indicates that the synchronous IN transfer has been successfully completed. When reading the DIEPTSIzn register, if you get the Transfer size = 0 and the Packet count = 0, it means that all data has been sent via USB.
6. When the hardware triggers the DIEPINTn.XferCompl interrupt, regardless of whether the DIEPINTn.In Tkn Rcvd interrupt is generated, as long as there is a TxF Empty interrupt, it means that the interrupt IN transfer is successfully completed. When reading the DIEPTSIzn register, if you get the Transfer size = 0 and the Packet count = 0, it means that all data has been sent via USB.
7. If any of the foregoing interrupts are not generated when the GINTSTS.incomplete Isochronous IN Transfer interrupt is triggered, it means that the module has not received at least one periodic IN token in the current frame.

Incomplete synchronous IN data transfer

This section introduces the operations that the application must perform for unfinished synchronous IN data transmission.

- Internal data flow

1. When one of the following conditions is met, the synchronous IN transfer is considered to be incomplete:
 - The module receives a damaged synchronous IN token on at least one synchronous IN endpoint. At this time, the application detects the GINTSTS.incomplete Isochronous IN Transfer interrupt.
 - The application is too slow to write data to the TxFIFO, and the IN token is received before the complete data is written to the FIFO. At this time, the application detects the DIEPINTn.IN Tkn Rcvd When TxFIFO Empty interrupt. The application program can ignore this interrupt, because eventually this will generate an incomplete isochronous IN transfer interrupt (GINTSTS.incomplete Isochronous IN Transfer) at the end of the periodic frame. The module will send a zero-length data

packet via USB in response to the received IN token.

2. The application must stop writing data to the TxFIFO as soon as possible.
3. The application must set the NAK bit and the stop bit of the endpoint to 1.
4. The module will disable the endpoint, clear the disable bit and trigger the Endpoint Disable interrupt.

- Application programming sequence

1. The application can ignore the DIEPINTn.IN Tkn Rcvd When TxFIFO empty interrupt on any synchronous IN endpoint, because eventually this will generate a GINTSTS.incomplete Isochronous IN Transfer interrupt.
2. The hardware triggers the GINTSTS.incomplete Isochronous IN Transfer interrupt, indicating that there is an incomplete isochronous IN transfer on at least one isochronous IN endpoint.
3. The application program must read the DIEPCTLn registers of all synchronous IN endpoints to detect the endpoints that have not completed the IN data transfer.
4. The application must stop writing data to the FIFOs associated with these endpoints.
5. Program the following fields in the DIEPCTLn register to disable endpoints:
 - DIEPCTLn.SetNAK = 1
 - DIEPCTLn.Endpoint Disable = 1
6. The hardware triggers the DIEPINTn.Endpoint Disabled interrupt, indicating that the module has disabled the endpoint. At this time, the application must clear the data in the associated TxFIFO. To refresh the data, the application must use the GRSTCTL register.

33.11.4.3 Control transmission

This section describes the different types of control transmission.

Control write transmission (SETUP, Data OUT, Status IN)

- Application programming flow

1. The DOEPINTn.SETUP interrupt indicates that a valid SETUP packet is received. Before the end of the Setup phase, the DOEPTSIZn.SUPCnt field must be written as 3 in order to receive the subsequent SETUP packet. Refer to the section "Setup Transmission".
2. The reception of the final SETUP packet before the SETUP interruption indicates that it has entered the Data OUT phase, and the module is set to control OUT transmission. Refer to the

section "General Asynchronous OUT Data Transmission".

3. Control a transmission of endpoint 0, the application can receive 64 bytes. If the application program expects to receive more than 64 bytes, it must repeatedly enable the endpoint to receive another 64 bytes until all data is received.
4. After the last frame of data packet transmission is completed, the DOEPINTn.Transfer Compl interrupt is set to indicate that the data phase in the control transmission is completed.
5. After the Data OUT phase is completed, in order to execute the received SETUP command, the application program must program the required internal module registers. This step is optional and depends on the SETUP command received.
6. In the Status IN phase, the application program should configure the module according to the description of "general non-periodic IN transmission" to realize the transmission in the Status IN phase. Refer to the section "General Periodic IN Data Transmission".
7. The DIEPINTn.Transfer Compl interrupt is set by the hardware to indicate the end of the transfer in the Status IN phase.
8. Repeat the previously described steps until all control write transfers are completed.

Control read transmission (SETUP, Data IN, Status OUT)

1. The DOEPINTn.SETUP interrupt indicates that a valid SETUP packet is received. Before the end of the Setup phase, the DOEPTSIzn.SUPCnt field must be written as 3 in order to receive the subsequent SETUP packet. Refer to the section "Setup Transmission".
2. The reception of the final SETUP packet before the SETUP interruption indicates that it has entered the Data IN phase, and the module is set to control IN transmission. Refer to the section "General Asynchronous IN Data Transmission".
3. Control one transmission of endpoint 0, the application can send 16 bytes. If the application program expects to send more than 64 bytes, it must repeatedly enable the endpoint to send another 64 bytes until all data is sent.
4. Repeat the above steps until the DIEPINTn.Transfer Compl interrupt is set, which marks the end of the control transfer Data IN phase.
5. In order to complete the data OUT transmission in the Status OUT phase, the application program should configure the module according to the description of "General Asynchronous OUT Data Transmission". The application must set the DCFG.NZStsOUTHShk handshake field to adapt to the OUT transfer in the status phase.
6. The hardware sets the DOEPINTn.Transfer Compl interrupt to indicate the end of the Status OUT phase of the control transfer, which marks the completion of the control read transfer.

Two-level control transmission (SETUP/Status IN)


1. The DOEPINTn.SETUP interrupt indicates that a valid SETUP packet is received. Before the end of the Setup phase, the DOEPTSIZn.SUPCn field must be written as 3 in order to receive the subsequent SETUP packet. Refer to the section "Setup Transmission".
2. The decoder receives the final SETUP packet before the SETUP interrupt. If the data analysis indicates a two-level control transmission, the application program sets the register in the module according to the received Setup command to execute the Setup command.
3. In the Status IN phase, the application program should configure the module according to the description of "General Non-Periodic IN Transmission" to realize the transmission in the Status IN phase. Refer to the section "General Periodic IN Data Transmission".
4. The DIEPINTn.Transfer Compl interrupt is set by the hardware to indicate the end of the transfer in the Status IN phase.
5. Repeat the previously described steps until all two levels of control transmission are completed.

Example: Two-level control transmission

1. SETUP packet #1 is received on the USB and written into the RxFIFO, the module responds with ACK, and the HOST did not receive ACK detected timeout.
2. The SETUP packet in the RxFIFO triggers the GINTSTS.RxFLvl interrupt, and the application program empties the RxFIFO.
3. The SETUP packet #2 is received on the USB and written into the RxFIFO, and the module responds with ACK.
4. The SETUP packet in the RxFIFO triggers the GINTSTS.RxFLvl interrupt, and the application program empties the RxFIFO.
5. After the second SETUP packet, the host sends a control IN token to indicate that it enters the Status IN phase. The module responds to NAK and writes the end status of the SETUP phase into the RxFIFO. This write triggers the GINTSTS.RxFLvl interrupt and clears the RxFIFO. The module triggers the DOEPINTn.SetUp packet interrupt after reading the DWORD at the end of the SETUP phase.
6. In the DOEPINTn.SetUp packet interrupt handler, the application program decodes SETUP packet #2 as a two-level control transmission, and clears the NAK bit of the control IN EP (DIEPCTL0.CNAK = 1).
7. After IN NAK is cleared, the module triggers the DIEPINTn.INTknTXFEmp interrupt. In the interrupt handler, enable control IN EP, set DIEPTSIZn.XferSize = 0, DIEPTSIZn.PktCnt = 1. This


causes the module to send a 0-length data packet.

8. At the end of the Status IN phase, the module triggers the DIEPINTn.XferCompl interrupt to notify the application.



33.11.5 LPM programming

1. To enable the LMP function, set GLPMCFG.LPMCap = 1. After that, you can set some optional low-power options, GLPMCFG.EnbISlpM (enable SLEEP mode), PCGCCTL.EnbL1Gating (enable PHY clock gating), and GLPMCFG.HIRD_Thres (enable light low-power mode).
2. Modify the GLPMCFG.AppL1Res field to configure the return handshake to the host's LPM transaction command, which can be configured as ACK or NYET.



3. The LPM transaction includes the following 3 packages:
 - The host sends a token packet with EXT PID 0000B
 - The host sends a token packet with SubPID 0011B (LPM token)
 - The device sends out a handshake packet
4. If the following status exists, the module will not reply to the host (ERROR response) on the USB and will not notify the application.
 - The token package has PID error or CRC5 error
 - GLPMCFG.LPMCap bit is not set
 - The device is in Suspend mode (L2)

- The device has not been reset or the enumeration has not ended (L3)
 - The device is already in Sleep mode (L1)
5. Without the above, the module will notify the receipt of a new token and respond to the EXT PID token and LPM token.
6. When the device receives the EXT PID token packet, it compares the EXT PID with the previously received PID, and compares the received address domain with the device ID received during enumeration.
 - If both the address and PID match, and ExtRxSet = 0, set ExtRxSet = 1 and wait for the next frame of token.
 - If the address and PID do not match, set ExtRxSet = 0, ignore the current token packet, and will not reply to the host (ERROR response) on the USB and will not notify the application.
7. Only when ExtRxSet = 1, the device will respond to SubPID 0011B (LPM token). ExtRxSet = 1 indicates that the EXT PID token packet was successfully received, and no other token packets were received after that, and there is no error status.
 - If a duplicate EXT PID token packet is received after the EXT PID token packet, the device will process as the previous one.
 - If another token packet is received after the EXT PID token packet, set ExtRxSet = 0, and respond to the received token packet according to the normal process.
 - If a normal LPM token is received, set LPMTokenRx =1, decode the LPM token, and reply STALL, NYET or ACK accordingly.
8. STALL handshake, when no ERROR occurs, the bLinkState of the received LPM token is not SLEEP(L1), that is, the field is not 0001B, and the device will reply with STALL handshake. The following status registers will be updated later:
 - GLPMCFG.CoreL1Res field is set to STALL, GLPMCFG.SlpSts = 0
 - GLPMCFG.HIRD and GLPMCFG.bRemoteWake are updated with the data in the received LPM token.
 - Regardless of the value of GINTMSK.LPM_IntMsk, GINTSTS.LPM_Int = 1, indicating that the LPM transaction is received.

- If GINTMSK.LPM_IntMsk = 0, the application program will respond to the interrupt.

After the module replies to the STALL handshake, the LPM transaction response unit returns to the IDLE state, waiting to receive a new LPM transaction.

9. NYET handshake, when there is no ERROR and no response to STALL, the device replies to NYET handshake under the following conditions:

- The AppL1Res field is set to NYET.
- The AppL1Res field is set to ACK, but one or more transmission queues are not completed.

After replying to the NYET handshake, the status register is updated as the STALL handshake in the previous section, except that the GLPMCFG.CoreL1Res field is set to NYET instead of STALL.

The LPM transaction response unit returns to the IDLE state and waits to receive a new LPM transaction.

10. ACK handshake, when there is no ERROR and no response to STALL and NYET, the AppL1Res field is set to ACK, and the device replies with ACK. The LPM transaction response unit triggers the L0-to-L1 transaction unit, and the LPM transaction response unit returns to the IDLE state, waiting to receive a new LPM transaction.

11. L0-to-L1 state transition

- Waiting for Token retry time, TL1TokenRetry = 8 μ s + 0.5 μ s (8 μ s is the value specified by LPM, 0.5 μ s is the redundant waiting time). If any transmission sent by the host is received within the TL1TokenRetry time, it will give up and continue to transfer to the L1 state.

- The initial SLEEP status is updated. After the TL1TokenRetry time is over, the following status registers are updated:

- a) GLPMCFG.CoreL1Res = ACK and GLPMCFG.SlpSts = 1
- b) GLPMCFG.HIRD and GLPMCFG.bRemoteWake are updated with the data in the received LPM token.
- c) Regardless of the value of GINTMSK.LPM_IntMsk, GINTSTS.LPM_Int = 1, indicating that the LPM transaction is received.
- d) If GINTMSK.LPM_IntMsk = 0, the application program will respond to the interrupt.
 - Transition to SLEEP state
 - 1) Switch the control signal of UTMI PHY to L1 sleep state.

- 2) PCGCCTL.Enbl_L1Gating =1 means that the UTMI PHY clock is turned off inside the module.
- 3) The state transition time should not exceed TL1TransitionDev = 1 μ s (critical 0.5 μ s = 10 × (8 + 1 + 0.5) exceeds the specified value of LPM ECN)

12. L1 status event

- After entering the L1 state, the parameter-configurable down counter starts (TL1Residency = 50 μ s). After the count ends, the L1ResumeOK state is set. TL1Residency is the expected stabilization time of the PHY signal state. After this delay time, the signal state is stable, and the module starts to detect the Resume signal initiated by the host.
- After GLPMCFG.L1ResumeOK is set, the device starts to detect the signal status on the USB. After receiving the RESET signal or Resume signal, the device must exit the L1 state.

13. L1 exit initiated by the device

- As long as it is in the L1 state, the device can initiate L1 exit by setting DCTL.RmtWkUpSig = 1. Before setting the DCTL.RmtWkUpSig field to initiate L1 exit, the program must first read and determine the status of the GLPMCFG.bRemoteWake field and the GLPMCFG.L1ResumeOK field. If GLPMCFG.bRemoteWake = 1 and GLPMCFG.L1ResumeOK = 1, the program first clears GLPMCFG.HIRD_Thres[4], GLPMCFG.EnbISlp and PCGCCTL.Enbl_L1Gating settings, and then set DCTL.RmtWkUpSig = 1 to initiate L1 exit.
- After that, the module immediately changes the UTMI PHY control signal to guide the exit from the SLEEP state.
- The module sets GLPMCFG.CoreL1Res = ERROR, and GLPMCFG.L1ResumeOK=0.
- The module sets GLPMCFG.HIRD and GLPMCFG.bRemoteWake to reset values.
- Finally, the module clears the GLPMCFG.SlpSts bit and sets the GINTSTS.WkUpInt interrupt flag. If GINTMSK.WkUpIntMsk = 0, the module initiates an interrupt request.

14. L1 exit initiated by the host/HUB

After entering the L1 state, the timing of TL1Residency =50 μ s ends (status bit GLPMCFG.L1ResumeOK = 1), and the device starts to monitor the online state.

If there is a valid J-to-K signal state transition during Jresume, the device starts the L1 exit process, and the exit method is the same as the L1 exit process initiated by the device.

15. L1 exit initiated by RESET signal

After entering the L1 state, even during the timing of TL1Residency = _50 μ s, if the device detects a change in the J-to-SE0 signal for Jreset (2.5 μ s), the GINTSTS.USBRst is set to initiate L1 exit. If GINTMSK.USBRstMsk = 0, the software will respond to the interrupt.

34 General-purpose I/Os

34.1 Introduction

Main features of the I/O ports:

- GPIO pins can withstand up to 5.5V voltage
- GPIO digital inputs with Schmitt characteristics
- Some GPIO inputs support analog filtering
- Some GPIO inputs support digital filtering
- GPIOs can be configured as pull-up outputs and open-drain outputs
- Keep configuration mode in Sleep/DeepSleep mode

34.2 GPIO functional description

FM33LC0XX mainly has three types of GPIO pins, most of which support input and output, digital peripheral functions, analog peripheral channels, controllable pull-up resistors, and controllable open-drain output functions; strong drive pins have enhanced push-pull output drive capability in addition to the above functions; the true open-drain pins are only driven by NMOS, and without PMOS, they cannot drive logic high externally.

PB12 is a 5V tolerant pin, which can withstand input signals higher than the chip's power supply voltage.

34.2.1 GPIO, input and output enable, controlled pull-up resistor, controlled open-drain output




Figure 34-1GPIO block diagram

The control logic is defined as follows:

Registers					PAD Interface			
FCR	INEN	ODEN	PUEN	DATA	INPUT_EN	OUTPUT_EN	PUEN	
00	0	x	0/1	x	0	0	0/1	
	1				1			
01	x	0	0/1	x	0	1	0/1	
	x	1		0	0	1		
				1	0	0		
10	x	x	0/1	Peripheral input function	1	0	0/1	
	x	0		Peripheral push-pull output function	0	1		
	x	1		Peripheral open-drai	0	1		

				n output 0			
11	x	x	x	Peripheral open-drain output 1	0	0	
				x	0	0	0

Table 34- 1GPIO function logic definition

34.2.2 GPIO, input and output enable, true open-drain output (PA11, PA12)




Figure 34-2True open-drain GPIO block diagram

The control logic of the above IO is defined as follows:

Registers					PAD Interface		
FCR	INEN	ODEN	PUEN	DATA	INPUT_EN	OUTPUT_EN	PUEN
00	0	x	0/1	x	0	0	0/1
	1				1		
01	x	x	0/1	0	0	1	0/1
				1	0	0	
10	x	x	0/1	Peripheral input function	1	0	0/1
	x	x		Peripheral open-drain output 0	0	1	
				Peripheral open-drain output 1	0	0	

Registers					PAD Interface		
FCR	INEN	ODEN	PUEN	DATA	INPUT_EN	OUTPUT_EN	PUEN
11	x	x	x	x	0	0	0

Table 34-2 True open-drain IO function logic definition

34.2.3 GPIO, input and output enable, 2 controllable pull-up resistors, controllable open-drain output (7816 data port only)




Figure 34-3 GPIO (two pull-ups) block diagram

The register control logic of the above IO is the same as other GPIOs, and the parallel pull-up control (strong pull-up) is only controlled automatically by the 7816 module.

34.2.4 GPIO, input and output enable, controlled pull-up resistor, controlled open-drain output, HV tolerant (PB12)




Figure 34-45V-tolerant GPIO block diagram

This GPIO can withstand inputs higher than the supply voltage, for example, up to 5.5V input when the power supply is 3V, without causing leakage. The main purpose of this IO is for VBUS access wakeup.

The control logic is defined as follows:

Registers					PAD Interface			
FCR	INEN	ODEN	PUEN	DATA	INPUT_EN	OUTPUT_EN	PUEN	
00	0	x	0/1	x	0	0	0/1	
	1				1			
01	x	0	0/1	x	0	1	0/1	
	x	1		0	0	1		
				1	0	0		
10	x	x	0/1	Peripheral input function	1	0	0/1	

	x	0		Peripheral push-pull output function	0	1	
	x	1		Peripheral open-drain output 0	0	1	
				Peripheral open-drain output 1	0	0	
11	x	x	x	x	0	0	0

Table 34-3GPIO function logic definition

34.3 IO function definition

Most of the chip pins are digital-analog mixed IO, and each general-purpose GPIO has 4bit control registers: FCR[1:0], PUEN, ODEN, where FCR is used to select IO pin function, defined as follows:

FCR: Function Control Register	PAD function
00	GPIO input
01	GPIO output
10	Digital Function
11	Analog

Table 34-4FCR definition

34.3.1 GPIO input

When a GPIO is configured for input function and the corresponding input enable register is set:

- The output drive buffer is turned off
- Schmitt trigger is enabled
- Pull-up resistors are enabled or disabled by the GPIOx_PUEN register
- GPIOx_DIN register directly responds to the level status on the IO

34.3.2 GPIO output

When a GPIO is configured as an output function and the corresponding output enable register is set:

- Output drive buffer enable
 - Open-drain output mode (GPIOx_ODEN=1): IO drive low at output 0, IO drive buffer off at output 1
 - Push-pull output mode (GPIOx_ODEN=0): IO drive low when output 0, IO drive high

when output 1

- The pull-up resistor is controlled by the GPIOx_PUEN register to enable or disable
- Software reads the GPIOx_DO register to get the last written value

34.3.3 Digital peripheral functions

When a GPIO is configured for a digital peripheral function:

- The input or output direction of the IO is determined by the function of the connected peripheral
- GPIOx_ODEN controls whether the output is open-drain or push-pull output
- The pull-up resistor is enabled or disabled by the GPIOx_PUEN register

Some of the pins support multiple digital peripheral functions, then additional control registers (GPIOx_DFS) are required to distinguish them.

The pins that support multiple digital peripheral functions are:

GPIO	Digital Feature 1 PxDFS[x]=0	Digital Feature 2 PxDFS[x]=1	Additional AFSEL
PA2	UART0_RX	LPUART0_RX	GPIOA_DFS[2]
PA3	UART0_TX	LPUART0_TX	GPIOA_DFS[3]
PA13	UART0_RX	LPUART0_RX	GPIOA_DFS[13]
PA14	UART0_TX	LPUART0_TX	GPIOA_DFS[14]
PB2	UART4_RX	ATIM_CH1N	GPIOB_DFS[2]
PB3	UART4_TX	ATIM_CH2N	GPIOB_DFS[3]
PB8	SPI1_SSN	ATIM_CH3N	GPIOB_DFS[8]
PB9	SPI1_SCK	GPT0_ETR	GPIOB_DFS[9]
PB10	SPI1_MISO	GPT0_CH1	GPIOB_DFS[10]
PB11	SPI1_MOSI	GPT0_CH2	GPIOB_DFS[11]
PB12	FOUT1	ATIM_ETR	GPIOB_DFS[12]
PB13	UART1_RX	LPUART1_RX	GPIOB_DFS[13]
PB14	UART1_TX	LPUART1_TX	GPIOB_DFS[14]
PC2	UART1_RX	LPUART1_RX	GPIOC_DFS[2]
PC3	UART1_TX	LPUART1_TX	GPIOC_DFS[3]
PC11	U7816CLK	GPT0_CH3	GPIOC_DFS[11]
PC12	U7816IO	GPT0_CH4	GPIOC_DFS[12]
PD11	FOUT0	ATIM_BKR1	GPIOD_DFS[11]

Table 34-5 Digital peripheral function selection table

34.3.4 Analog function

When a GPIO is configured to analog function:

- Output buffer off
- Digital input function off
- Pull-up resistor off
- PxDIN returns 0
- IO analog channel is connected to a specific analog peripheral
- If an IO is connected to multiple analog peripherals at the same time, only one of the multiple analog peripherals can be enabled at the same time

34.3.5 Analog functionUsing external crystal pins

FM33LC0XX supports external 32768Hz crystals and 4~16MHz high frequency crystals.

PC2 and PC3 are GPIO by default, and can be used as XTHFIN and XTHFOUT external high frequency crystals after configured as analog function.

PD9 and PD10 are GPIO by default, and can be used as XT32KI and XT32KO external 32768Hz crystals after configured as analog function; when the 32K clock needs to be input from external, only need to keep the analog function of PD10 (XT32KI), and inject 32K clock from XT32KI, at this time PD9 cannot be used as ordinary GPIO.

34.4 NRST pin

The NRST pin is used to generate a chip reset, has a digital filter, and the filter works using the LPOSC clock. If the filter is effective, reset the chip. The effective filter length is between 2~3 LPOSC cycles, which is a typical range of 60~90us.

If the chip is in low-power mode, NRST valid will also make the chip exit low-power mode.

34.5 WKUPx pins

The FM33LC0XX has eight WKUP pins that can wake up the chip from Sleep/DeepSleep mode, even if the on-chip oscillators are all stopped.

WKUPx pin input rising edge or falling edge (software configuration) can wake up the chip from Sleep mode. In order to enable this function, the corresponding pin needs to be configured for GPIO input function and the corresponding GPIO_PINWKEN.EN set. Note that the PAD has an internal pull-up resistor, which must be turned off if configured for wake-up on rising edge.

Each WKUP-enabled IO comes with an on-chip analog filter of approximately 100ns, which filters out burrs on the input signal to avoid false triggering.

In Sleep/DeepSleep mode, any pulse greater than 100ns on the enabled WKUPx pin will trigger the chip to wake up.

The WKUPx function requires attention to the initial state of the external pin inputs when used. When enabling WKUP, a false wake-up event may result due to the initial state, which the software should take care to identify and handle.

When using the WKUP function, user must configure the FCR register of the corresponding pin to 00 (GPIO input), set the wake-up edge (GPIO_PINWKEN.SEL) and enable the GPIO_PINWKEN.EN register as required. When a wake-up event is generated on one of the WKUPx pins, the corresponding bit in the wake-up source flag register inside the PMU module will be set automatically.

34.6 External pin interrupts(EXTI)

34.6.1 Function description

The 4 groups of GPIOs (A~D) of FM33LC0XX can generate up to 16 EXTI interrupts, each group of GPIOs can generate 4 EXTI interrupt flags respectively, and finally all EXTI interrupts are aggregated to the #46 entry of NVIC.

The interrupt flags and pins correspond to the following table.

GPIO	EXTI input selection	EXTI
PA0~PA3	EXTI_ASEL[1:0]	EXTI[0]
PA4~PA7	EXTI_ASEL[3:2]	EXTI[1]
PA8~PA11	EXTI_ASEL[5:4]	EXTI[2]
PA12~PA15	EXTI_ASEL[7:6]	EXTI[3]
PB0~PB3	EXTI_BSEL[1:0]	EXTI[4]
PB4~PB7	EXTI_BSEL[3:2]	EXTI[5]
PB8~PB11	EXTI_BSEL[5:4]	EXTI[6]
PB12~PB15	EXTI_BSEL[7:6]	EXTI[7]
PC0~PC3	EXTI_CSEL[1:0]	EXTI[8]
PC4~PC7	EXTI_CSEL[3:2]	EXTI[9]
PC8~PC11	EXTI_CSEL[5:4]	EXTI[10]
PC12	-	EXTI[11]
PD0~PD3	EXTI_DSEL[1:0]	EXTI[12]
PD4~PD7	EXTI_DSEL[3:2]	EXTI[13]
PD8~PD11	EXTI_DSEL[5:4]	EXTI[14]
PD12	-	EXTI[15]

Table 34-6External pin interrupt configuration

The GPIO_EXTISEL register is used to select an IO to access the EXTI channel, and the EXTI module can configure whether to digitally filter the input signal.

The digital filtering is implemented by the IO sampling clock to continuously sample input and get same level three times before it is considered a valid level input, as shown in the figure below.




Figure 34-5Pin input digital filtering

The software can select the sampling clock for digital filtering as APBCLK or LSCLK.




Figure 34-6EXTI signal input schematic

Users should enable or disable the digital filtering function according to the pin function needs. After enabling the digital filtering, different sampling delays will be introduced to the IO input signal depending on the AHBCLK frequency. The output signal after digital filtering can also be read by software in GPIO_EXTIDI register.

EXTI can also configure the effective edge of the input signal to support rising edge, falling edge, rising falling edge triggered interrupt, or disable EXTI interrupt triggering, as configured by the GPIO_EXTIEDS register.

34.6.2 Application guidelines

To activate the EXTI interrupt wake-up function in Sleep/DeepSleep mode, the following steps are recommended:

- Turn off all EXTI enable
- Configure the SLP_ENEXTI bit in the SYSCLKSEL register to 1 and select LSCLK for EXTI sampling
- Turn on or off the EXTI digital filtering enable as needed
- Configure the corresponding GPIO as input
- Configure the GPIO_EXTISEL register to select the corresponding IO
- Set OPCCR1.EXTICKE to turn on EXTI operating clock enable
- Configure GPIO_EXTIEDS trigger edge selection to enable the required EXTI interrupt
- Enter Sleep mode normally

All EXTIs are turned off by default after the chip is powered on, while the default pin interrupt sampling clock is the system clock AHBCLK. if the user uses the system clock to generate EXTIs, the recommended flow is as follows:

- Turn on digital filter enable (if required)
- Configure GPIO as input
- Set OPCCR1.EXTICKE to turn on EXTI operating clock enable
- Configure GPIO_EXTIEDS trigger edge selection to enable the required EXTI interrupt

If user wish to use a low-speed LSCLK to generate EXTI, the recommended flow is as follows:

- Configure the EXTI sample clock as LSCLK
- Turn on digital filtering enable (if required)
- Configure GPIO as input
- Set OPCCR1.EXTICKE to turn on EXTI sample clock enable
- Configure GPIO_EXTIEDS trigger edge to enable the required EXTI interrupt

34.7 Fast GPIO output

The FM33LC0XX can quickly change the output data of each GPIO (bitwise operation) through the set-reset function to improve the IO output efficiency, especially the efficiency and reliability of read-modify-write operation (atomic). The method is that each GPIO group output data register has 2 sets of set-reset mapped virtual addresses. Writing 1 to a specific bit of the GPIOx_DSET register can set the bit of the corresponding data register, and writing 1 to a specific address of the GPIOx_DRST register can clear the bit of the corresponding data register.

34.8 Register

Offset	Name	Symbol
GPIOA(base address:0X40000C00)		
0x00000000	GPIOA Input Enable Register	GPIOA_INEN
0x00000004	GPIOA Pull-Up Enable Register	GPIOA_PUEN
0x00000008	GPIOA Open-Drain Enable Register	GPIOA_ODEN
0x0000000C	GPIOA Function Control Register	GPIOA_FCR
0x00000010	GPIOA Data Output Register	GPIOA_DO
0x00000014	GPIOA Data Set Register	GPIOA_DSET
0x00000018	GPIOA Data Reset Register	GPIOA_DRST
0x0000001C	GPIOA Data Input Register	GPIOA_DIN
0x00000020	GPIOA Digital Function Select	GPIOA_DFS
0x00000028	GPIOA Analog channel Enable Register	GPIOA_ANEN
GPIOB(base address:0X40000C40)		
0x00000000	GPIOB Input Enable Register	GPIOB_INEN
0x00000004	GPIOB Pull-Up Enable Register	GPIOB_PUEN
0x00000008	GPIOB Open-Drain Enable Register	GPIOB_ODEN
0x0000000C	GPIOB Function Control Register	GPIOB_FCR
0x00000010	GPIOB Data Output Register	GPIOB_DO
0x00000014	GPIOB Data Set Register	GPIOB_DSET
0x00000018	GPIOB Data Reset Register	GPIOB_DRST
0x0000001C	GPIOB Data Input Register	GPIOB_DIN
0x00000020	GPIOB Digital Function Select	GPIOB_DFS
0x00000028	GPIOB Analog channel Enable Register	GPIOB_ANEN
GPIOC(base address:0X40000C80)		
0x00000000	GPIOC Input Enable Register	GPIOC_INEN
0x00000004	GPIOC Pull-Up Enable Register	GPIOC_PUEN
0x00000008	GPIOC Open-Drain Enable Register	GPIOC_ODEN
0x0000000C	GPIOC Function Control Register	GPIOC_FCR
0x00000010	GPIOC Data Output Register	GPIOC_DO
0x00000014	GPIOC Data Set Register	GPIOC_DSET
0x00000018	GPIOC Data Reset Register	GPIOC_DRST
0x0000001C	GPIOC Data Input Register	GPIOC_DIN
0x00000020	GPIOC Digital Function Select	GPIOC_DFS
0x00000028	GPIOC Analog channel Enable Register	GPIOC_ANEN
GPIOD(base address:0X40000CC0)		
0x00000000	GPIOD Input Enable Register	GPIOD_INEN
0x00000004	GPIOD Pull-Up Enable Register	GPIOD_PUEN
0x00000008	GPIOD Open-Drain Enable Register	GPIOD_ODEN
0x0000000C	GPIOD Function Control Register	GPIOD_FCR
0x00000010	GPIOD Data Output Register	GPIOD_DO
0x00000014	GPIOD Data Set Register	GPIOD_DSET
0x00000018	GPIOD Data Reset Register	GPIOD_DRST
0x0000001C	GPIOD Data Input Register	GPIOD_DIN
0x00000020	GPIOD Digital Function Select	GPIOD_DFS
0x00000028	GPIOD Analog channel Enable Register	GPIOD_ANEN

Offset	Name	Symbol
GPIO(base address:0X40000D00)		
0x00000000	External Interrupt input Select Register	GPIO_EXTISEL
0x00000004	External Interrupt Edge Select and Enable Register	GPIO_EXTIEDS
0x00000008	External Interrupt Digital Filter Register	GPIO_EXTIDF
0x0000000C	External Interrupt and Status Register	GPIO_EXTIISR
0x00000010	External Interrupt Data Input Register	GPIO_EXTIDI
-	-	-
0x000000100	Frequency Output Select Register	GPIO_FOUTSEL
0x00000200	Wakeup Enable Register	GPIO_PINWKEN

34.8.1 GPIOx Input Enable Register (GPIOx_INEN)

NAME	GPIOx_INEN(x=A,B,C,D)								
Offset	PA,y=0 PB,y=1 PC,y=2 PD,y=3 0x00000000 + y*0x40								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	-								
access	U-0								
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	-								
access	U-0								
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name	INEN[15:8]								
access	R/W-0000 0000								
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name	INEN[7:0]								
access	R/W-0000 0000								

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	INEN	GPIO input enable control (Portx Input Enable) 0: Input disable 1: Input enable

34.8.2 GPIOx Pull-Up Enable Register (GPIOx_PUEN)

NAME	GPIOx_PUEN(x=A,B,C,D)								
Offset	PA,y=0 PB,y=1 PC,y=2 PD,y=3 0x00000004 + y*0x40								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	-								

access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	PUEN[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	PUEN[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	PUEN	GPIO pull-up control (Portx Pull-Up Enable) 0: Pull-up disable 1: Pull-up enable

34.8.3 GPIOx Open-Drain Enable Register (GPIOx_ODEN)

NAME	GPIOx_ODEN(x=A,B,C,D)							
Offset	PA,y=0 PB,y=1 PC,y=2 PD,y=3 0x00000008 + y*0x40							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	ODEN[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	ODEN[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	ODEN	GPIO open-drain output enable (Portx Open-Drain Enable) 0: Open-drain output disable 1: Open-drain output enable

34.8.4 GPIOx Function Control Register (GPIOx_FCR)

NAME	GPIOx_FCR(x=A,B,C,D)							
Offset	PA,y=0 PB,y=1 PC,y=2 PD,y=3 0x0000000C + y*0x40							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	Px15FCR		Px14FCR		Px13FCR		Px12FCR	
access	R/W-00		R/W-00		R/W-00		R/W-00	
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	Px11FCR		Px10FCR		Px9FCR		Px8FCR	
access	R/W-00		R/W-00		R/W-00		R/W-00	
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	Px7FCR		Px6FCR		Px5FCR		Px4FCR	
access	R/W-00		R/W-00		R/W-00		R/W-00	
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	Px3FCR		Px2FCR		Px1FCR		Px0FCR	
access	R/W-00		R/W-00		R/W-00		R/W-00	

bit	name	functional description
31:30	Px15FCR	Px[15] pin function selection (Portx Function Control Register) 00: GPIO input 01: GPIO output 10: Digital function 11: Analog function
29:28	Px14FCR	Px[14] pin function selection (Portx Function Control Register) 00: GPIO input 01: GPIO output 10: Digital function 11: Analog function
27:26	Px13FCR	Px[13] pin function selection (Portx Function Control Register) 00: GPIO input 01: GPIO output 10: Digital function 11: Analog function
25:24	Px12FCR	Px[12] pin function selection (Portx Function Control Register) 00: GPIO input 01: GPIO output 10: Digital function 11: Analog function
23:22	Px11FCR	Px[11] pin function selection (Portx Function Control Register) 00: GPIO input 01: GPIO output 10: Digital function 11: Analog function
21:20	Px10FCR	Px[10] pin function selection (Portx Function Control Register) 00: GPIO input 01: GPIO output 10: Digital function 11: Analog function
19:18	Px9FCR	Px[9] pin function selection (Portx Function Control Register) 00: GPIO input

bit	name	functional description
		01: GPIO output 10: Digital function 11: Analog function
17:16	Px8FCR	Px[8] pin function selection (Portx Function Control Register) 00: GPIO input 01: GPIO output 10: Digital function 11: Analog function
15:14	Px7FCR	Px[7] pin function selection (Portx Function Control Register) 00: GPIO input 01: GPIO output 10: Digital function 11: Analog function
13:12	Px6FCR	Px[6] pin function selection (Portx Function Control Register) 00: GPIO input 01: GPIO output 10: Digital function 11: Analog function
11:10	Px5FCR	Px[5] pin function selection (Portx Function Control Register) 00: GPIO input 01: GPIO output 10: Digital function 11: Analog function
9:8	Px4FCR	Px[4] pin function selection (Portx Function Control Register) 00: GPIO input 01: GPIO output 10: Digital function 11: Analog function
7:6	Px3FCR	Px[3] pin function selection (Portx Function Control Register) 00: GPIO input 01: GPIO output 10: Digital function 11: Analog function
5:4	Px2FCR	Px[2] pin function selection (Portx Function Control Register) 00: GPIO input 01: GPIO output 10: Digital function 11: Analog function
3:2	Px1FCR	Px[1] pin function selection (Portx Function Control Register) 00: GPIO input 01: GPIO output 10: Digital function 11: Analog function
1:0	Px0FCR	Px[0] pin function selection (Portx Function Control Register) 00: GPIO input 01: GPIO output 10: Digital function 11: Analog function

34.8.5 GPIOx Data Output Register (GPIOx_DO)

NAME	GPIOx_DO(x=A,B,C,D)							
Offset	PA,y=0 PB,y=1 PC,y=2 PD,y=3 0x00000010 + y*0x40							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DO[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DO[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	DO	GPIO output data register

34.8.6 GPIOx Data Set Register (GPIOx_DSET)

NAME	GPIOx_DSET(x=A,B,C,D)							
Offset	PA,y=0 PB,y=1 PC,y=2 PD,y=3 0x00000014 + y*0x40							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DSET[15:8]							
access	W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DSET[7:0]							
access	W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	DSET	GPIO output data set register Example: Write 0x0000_8000 to GPIOA_DSET, then

bit	name	functional description
		PADO[15] is set and the rest of the bits remain unchanged. GPIOA_DSET/GPIOB_DSET is 16 bits; GPIOC_DSET/GPIOD_DSET is 13 bits

34.8.7 GPIOx Data Reset Register (GPIOx_DRST)

NAME	GPIOx_DRST(x=A,B,C,D)								
Offset	PA,y=0 PB,y=1 PC,y=2 PD,y=3 0x00000018 + y*0x40								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	-								
access	U-0								
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	-								
access	U-0								
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name	DRESET[15:8]								
access	W-0000 0000								
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name	DRESET[7:0]								
access	W-0000 0000								

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	DRESET	GPIO output data reset register Example: Write 0x0000_8000 to GPIOA_DRST, then PADO[15] is cleared to zero and the rest of the bits remain unchanged GPIOA_DRESET/GPIOB_DRESET is 16 bits; GPIOC_DRESET/GPIOD_DRESET is 13 bits

34.8.8 GPIOx Data Input Register (GPIOx_DIN)

NAME	GPIOx_DIN(x=A,B,C,D)								
Offset	PA,y=0 PB,y=1 PC,y=2 PD,y=3 0x0000001C + y*0x40								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	-								
access	U-0								
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	-								
access	U-0								
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	

name	DIN[15:8]							
access	R-xxxxxxxx							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DIN[7:0]							
access	R-xxxxxxxx							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	DIN	Portx input data register This register only occupies address space and has no physical implementation. Software reads this register to return the pin input signal directly, the chip does not latch the pin input.

34.8.9 GPIOx DigitalFunctionSelect (GPIOx_DFS)

NAME	GPIOx_DFS(x=A,B,C,D)							
Offset	PA,y=0 PB,y=1 PC,y=2 PD,y=3 0x00000020 + y*0x40							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DFS[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DFS[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	DFS	Portx Digital Function Select For pins with multiple digital peripheral functions, the GPIOx_DFS register allows you to select which peripheral function to use. Note that the valid register locations are different for different IO groupings, please refer to Table 34-5 for detailed definitions

34.8.10 GPIOx Analog channel Enable Register (GPIOx_ANEN)

NAME	GPIOx_ANEN(x=A,B,C,D)							
Offset	PA,y=0 PB,y=1 PC,y=2 PD,y=3 0x00000028 + y*0x40							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	ANEN[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	ANEN[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	ANEN	Portx Analog channel Enable 1: IO analog channel enable 0: IO analog channel disable <i>Note:</i> PA15 SVS PB9 ANATST PD6 ANATST <i>The GPIO register is valid when using these analog functions corresponding to the above IO; the other registers are invalid.</i>

34.8.11 External Interrupt Input Select Register (GPIO_EXTISEL)

NAME	GPIO_EXTISEL								
Offset	0x00000100								
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24	
name	-								
access	DSEL								
bit	U-0	R/W-00 0000							
name	-								
access	CSEL								
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	
name	U-0								
access	R/W-00 0000								
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
name	-								
access	BSEL								
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name	R/W-0000 0000								
access	ASEL								
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
name	R/W-0000 0000								

bit	name	functional description
31:30	-	RFU: Reserved, read as 0
29:24	DSEL	External Interrupt PortD Select EXTI[14]: EXTI_DSEL[5:4] – 00: PD8 01: PD9 10: PD10 11: PD11 EXTI[13]: EXTI_DSEL[3:2] – 00: PD4 01: PD5 10: PD6 11: PD7 EXTI[12]: EXTI_DSEL[1:0] – 00: PD0 01: PD1 10: PD2 11: PD3
23:22	-	RFU: Reserved, read as 0
21:16	CSEL	External Interrupt PortC Select EXTI[10]: EXTI_CSEL[5:4] – 00: PC8 01: PC9 10: PC10 11: PC11 EXTI[9]: EXTI_CSEL[3:2] – 00: PC4 01: PC5 10: PC6 11: PC7 EXTI[8]: EXTI_CSEL[1:0] – 00: PC0 01: PC1 10: PC2 11: PC3
15:8	BSEL	External Interrupt PortB Select EXTI[7]: EXTI_BSEL[7:6] – 00: PB12 01: PB13 10: PB14 11: PB15 EXTI[6]: EXTI_BSEL[5:4] – 00: PB8 01: PB9 10: PB10 11: PB11 EXTI[5]: EXTI_BSEL[3:2] – 00: PB4 01: PB5 10: PB6 11: PB7 EXTI[4]: EXTI_BSEL[1:0] – 00: PB0 01: PB1 10: PB2 11: PB3

bit	name	functional description
7:0	ASEL	External Interrupt PortA Select EXTI[3]: EXTI_ASEL[7:6] – 00: PA12 01: PA13 10: PA14 11: PA15 EXTI[2]: EXTI_ASEL[5:4] – 00: PA8 01: PA9 10: PA10 11: PA11 EXTI[1]: EXTI_ASEL[3:2] – 00: PA4 01: PA5 10: PA6 11: PA7 EXTI[0]: EXTI_ASEL[1:0] – 00: PA0 01: PA1 10: PA2 11: PA3

34.8.12 External Interrupt Edge Select and Enable Register (GPIO_EXTIEDS)

NAME	GPIO_EXTIEDS							
Offset	0x00000104							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	EXTI15_EDS			EXTI14_EDS		EXTI13_EDS		EXTI12_EDS
access	R/W-11			R/W-11		R/W-11		R/W-11
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	EXTI11_EDS			EXTI10_EDS		EXTI9_EDS		EXTI8_EDS
access	R/W-11			R/W-11		R/W-11		R/W-11
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	EXTI7_EDS			EXTI6_EDS		EXTI5_EDS		EXTI4_EDS
access	R/W-11			R/W-11		R/W-11		R/W-11
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	EXTI3_EDS			EXTI2_EDS		EXTI1_EDS		EXTI0_EDS
access	R/W-11			R/W-11		R/W-11		R/W-11

bit	name	functional description
31:30	EXTI15_EDS	External Interrupt 15 Edge Select 00: rising 01: falling 10: both 11: disable
29:28	EXTI14_EDS	External Interrupt 14 Edge Select 00: rising 01: falling 10: both 11: disable
27:26	EXTI13_EDS	External Interrupt 13 Edge Select

bit	name	functional description
		00: rising 01: falling 10: both 11: disable
25:24	EXTI12_EDS	External Interrupt 12 Edge Select 00: rising 01: falling 10: both 11: disable
23:22	EXTI11_EDS	External Interrupt 11 Edge Select 00: rising 01: falling 10: both 11: disable
21:20	EXTI10_EDS	External Interrupt 10 Edge Select 00: rising 01: falling 10: both 11: disable
19:18	EXTI9_EDS	External Interrupt 9 Edge Select 00: rising 01: falling 10: both 11: disable
17:16	EXTI8_EDS	External Interrupt 8 Edge Select 00: rising 01: falling 10: both 11: disable
15:14	EXTI7_EDS	External Interrupt 7 Edge Select 00: rising 01: falling 10: both 11: disable
13:12	EXTI6_EDS	External Interrupt 6 Edge Select 00: rising 01: falling 10: both 11: disable
11:10	EXTI5_EDS	External Interrupt 5 Edge Select 00: rising 01: falling 10: both 11: disable
9:8	EXTI4_EDS	External Interrupt 4 Edge Select 00: rising 01: falling 10: both 11: disable
7:6	EXTI3_EDS	External Interrupt 3 Edge Select 00: rising 01: falling 10: both 11: disable
5:4	EXTI2_EDS	External Interrupt 2 Edge Select 00: rising

bit	name	functional description
		01: falling 10: both 11: disable
3:2	EXTI1_EDS	External Interrupt 1 Edge Select 00: rising 01: falling 10: both 11: disable
1:0	EXTI0_EDS	External Interrupt 0 Edge Select 00: rising 01: falling 10: both 11: disable

34.8.13 External Interrupt Digital Filter Register (GPIO_EXTIDF)

NAME	GPIO_EXTIDF							
Offset	0x00000108							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DF[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DF[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	DF	EXTI[0~15] input digital filter function enable (External Interrupt Digital Filter Enable) 0: Turn off EXTI digital filtering 1: Enable EXTI digital filtering

34.8.14 External Interrupt and Status Register (GPIO_EXTIISR)

NAME	GPIO_EXTIISR							
Offset	0x0000010C							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8

name	IF[15:8]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	IF[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	IF	EXTI[0~15] external pin interrupt flag register, a total of 16 pin interrupts can be generated. (External Interrupt Flags) Set by hardware, and can be cleared by software by writing 1.

34.8.15 External Interrupt Data Input Register (GPIO_EXTIDI)

NAME	GPIO_EXTIDI							
Offset	0x00000110							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	DI[15:8]							
access	R-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	DI[7:0]							
access	R-0000 0000							

bit	name	functional description
31:16	-	RFU: Reserved, read as 0
15:0	DI	EXTI[0~15] input signal read-only register, the software can read this register to observe the current status of EXTI's 16 input signals. (External Interrupt Data Input) <i>Note: When digital filtering is enabled, the software can read the filtered state of an IO input signal from this register.</i>

34.8.16 Frequency Output Select Register (GPIO_FOUTSEL)

NAME	GPIO_FOUTSEL							
Offset	0x00000200							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	-							
access	U-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							
access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8

name	-							
access	U-0							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	FOUT1SEL							
access	R/W-0000							

bit	name	functional description
31:9	-	RFU: Reserved, read as 0
8	-	Forbid to write 1
7:4	FOUT1SEL	Frequency Output Select for PB12 0000: XTLF 0001: LPOSC 0010: RCHF/64 0011: LSCLK 0100: AHBCLK/64 0101: RTCTM 0110: PLL0/64 0111: RTCCLK64Hz 1000: APBCLK/64 1001: PLL0 1010: RCMFPSC 1011: RCHF 1100: XTHF/64 1101: ADCCLK/64 1110: CLK8K 1111: COMP2O
3:0	FOUT0SEL	Frequency Output Select for PD11 0000: XTLF 0001: LPOSC 0010: RCHF/64 0011: LSCLK 0100: AHBCLK/64 0101: RTCTM 0110: PLL0/64 0111: RTCCLK64Hz 1000: APBCLK/64 1001: PLL0 1010: RCMFPSC 1011: RCHF 1100: XTHF/64 1101: COMP1O 1110: CLK8K 1111: ADC_CLK

34.8.17 Wakeup Enable Register (GPIO_PINWKEN)

NAME	GPIO_PINWKEN							
Offset	0x00000300							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	WKISEL							
access	R/W-0							
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name	-							

access	U-0							
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name	SEL[7:0]							
access	R/W-0000 0000							
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name	EN[7:0]							
access	R/W-0000 0000							

bit	name	functional description
31	WKISEL	WKUP Interrupt Entry Select 0: NMI interrupt 1: #38 entry
30:16	-	RFU: Reserved, read as 0
15:8	SEL	Wakeup Edge Select 1: Corresponding WKUP pin for rising edge wake-up 0: Corresponding WKUP pin for falling edge wake-up
7:0	EN	Wakeup Enable 1: Corresponding WKUP pin function is valid 0: Corresponding WKUP pin function is invalid PINWKEN[x] controls the enable of WKUPx pin

35 Serial wire debug (SWD)

35.1 Introduction

FM33LC0XX chip can use the dedicated programmer provided by Fudan Microelectronics or download the user program through Bootloader. The programmer communicates with the chip through the serial wire debug (SWD) to complete the program download and perform Checksum verification of the full space contents of the Flash.

35.2 Programmer instruction

For the instruction of the programmer, please refer to the application manual, or contact Fudan Microelectronics.

36 Debug support

36.1 Introduction

The FM33LC0XX chip is based on the ARM Cortex-M0 processor and supports the corresponding debug features. Through hardware breakpoints (breakpoints) and data watchpoints (watchpoints), the debugger can stop the CPU core operation during specific instruction fetches and data accesses, inspect the core registers and system peripheral state, and resume the core operation as needed.

The simulation debugging host is interconnected with the FM33LC0XX chip through the SWD interface, and realizes simulation debugging.




Figure 36-1 Cortex-M0 debug system diagram

For debug features of the Cortex-M0 core, please refer to the Cortex-M0 Technical Reference Manual from ARM.

36.2 Debug pin

36.2.1 SWD pin

The SWD pins of FM33LC0XX series MCU are as follows:

SWD pins	Debug function	Pin definition
SWDIO	SWDdata input/output	PD8
SWCLK	SWDclock input	PD7

Note: Both PD7 and PD8 pins are default to be input state after chip reset, unlike most GPIOs.

36.2.2 Pull-up resistance

After chip reset, the SWDIO pin enables the internal pull-up ($\sim 100K$ ohm) by default, the SWCLK pin does not enable the internal pull-up resistor by default, so users need to connect external pull-up resistors or enable pull-up resistors by software on the PCB to prevent the floating of the input pin from causing increased leakage.

36.3 SW debug port

36.3.1 SW protocol introduction

SWD protocol uses LSB-first for data sending and receiving. Through the SWD interface, the debug master can read and write DPACC and APACC register sets.

SWIO needs to insert turn-around time on the bus each time the data direction is switched, and neither the host nor the slave will drive SWIO during this time. Between two transmissions, the host must drive the line low to enter the idle state, or continue to send the start bit of a new transmission to continue transmission. After a packet transmission, the host can also be idle to keep the line high or. The SWD protocol does not have an explicit reset signal, and the host or target will detect a reset when it does not see the expected signal. By holding the line high for 50 clock cycles followed by a request to read the ID, a successful resynchronization can be ensured after an error or reset is detected.

36.3.2 SW protocol sequence

Each SWD communication transmission sequence consists of three parts.

1. Packet request (8bits), sent by the host
2. ACK response (3bits), sent back by the target
3. Data transfer phase (33bits), sent by the host or target

Where the packet request byte is defined as follows:

Bit	Name	Description
0	Start	Start bit, must be 1
1	ApnDP	AP/DP select 0: DP access 1: AP access
2	RnW	Read/write select 0: Write request 1: Read request
4:3	A[3:2]	Address field of DP/AP register
5	Parity	Check bits for Bit0~Bit4 data
6	Stop	0
7	Park	Host not driven, pull-up via bus, target reads as 1

After the packet request is sent, there is always a 1bit turn-around time on the bus.

The ACK response is defined as follows:

Bit	Name	Description
0:2	ACK	001: FAULT 010: WAIT 100: OK

If the host initiates a read operation, or if the ACK is WAIT or FAULT, a turn-around time must be inserted after the ACK.

The data transfer format is as follows:

Bit	Name	Description
0:31	Data	Data read or written
32	Parity	Parity for 32bit data

36.3.3 SW-DP ID code

The SW-DP of Cortex-M0 has a fixed ID code: 0x0BB11477

The SW-DP is inactive until the host reads the ID code.


- SW-DP is in RESET state after chip reset, or after SWIO is pulled high for 50 SWCLK cycles
- After pulling SWIO low for at least 2 SWCLK cycles, SW-DP enters IDLE state
- When the SW-DP is in RESET, the host must first bring it into IDLE and then perform a read operation on the ID code register to activate the SW-DP. otherwise the slave will respond with a FAULT response to the host's communication.

36.3.4 Host read

A successful read operation consists of the following three phases:

- An 8-bit read packet request from the host to the target.
- A 3-bit answer (ack) from the target to the host. A successful OK response is 100, a WAIT response is 010, and a FAULT response is 001.
- A 33-bit data read phase (payload) from the host to the target.

By default, there is a clocked turnaround period between the first and second phases and after the third phase, and a successful read operation is shown below.




36.3.5 Host write

A write operation consists of the following three phases

- An 8-bit write packet request (header) from the host to the target.
- A 3-bit answer (ack) from the target to the host. OK ack is 100 and FAULT ack is 001.
- A 33-bit data write phase (payload) from the host to the target.

By default, there is a clocked turnaround period between each two phases, and a successful write operation is shown below.



36.4 SWD-DP register

36.4.1 Register list

Address (A[3:2])	DPBANKSEL	Name	Access
00	x	DHCSR	RO
		ABORT	WO
01	0x0 0x1	CTRL/STAT	RW
		DLCR	RW
10	x	RESEND	RO
		SELECT	WO
11	x	RDBUFF	RO

For detailed description of the registers, please refer to the Cortex-M0 Technical Reference Manual.

36.5 Core debug register

Core debug can be implemented by operating the core debug registers. The host accesses the following core debug registers via SW-DP.

Address	Name	Type	Function
0xE000EDF0	DHCSR	RW	Debug Halting Control and Status Register
0xE000EDF4	DCRSR	WO	Debug Core Register Selector Register
0xE000EDF8	DCRDR	RW	Debug Core Register Data Register
0xE000EDFC	DEMCR	RW	Debug Exception and Monitor Control

			Register
0xE000EE00 to 0xE000EEFF	-	-	Reserved for Debug Extension

The above debug registers are not affected by system reset and are only affected by power-on reset. Immediate halt after CPU reset can be achieved by:

- Setting bit0 of DEMCR register (VC_CORRESET)
- Displacing bit0 of DHCSR register (C_DEBUGEN)
- Performing a system reset

36.6 Debug-related configuration

By configuring the DBG_CR register, you can set whether the chip's internal timer and watchdog circuit continue to work in the debug state. For details, please refer to 6.5.1 DEBUG Configuration Register (DBG_CR).

37 Device signature

The device signature is stored in the Flash memory, and can be read using the JTAG/SWD or by software. It contains factory-programmed identification data that allow the user firmware or other external devices to automatically identify the FM33LC0XX series microcontroller.

37.1 Register

Base address	Size (Byte)	Module name
0x40000000	256	SCU
Offset	Name	Symbol
0x40000000	Memory Capacity Query Register	SCU_CQR

37.1.1 Memory Capacity Query Register (SCU_CQR)

Bit2 value indicates the Flash memory size of the device in Kbytes.

NAME	SCU_CQR							
Offset	0x40000000							
bit	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
name	VERIFAI L	RDPRT FAIL						-
access	R-0	R-0						U-0
bit	Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16
name								-
access								U-0
bit	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
name								-
access								U-0
bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
name						FLSCFG		-
access						R-0		U-0

bit	name	functional description
31	VERIFAIL	Flash configuration information, namely LDT0 area, verification failed flag (Verification code checksum Fail) 1: A certain configuration information verification failed occurs, the error item will remain the default value 0: Verification passed
30	RDPROTFAIL	OPTBYTE/ACLOCK, namely LDT1 area, verification failed flag (Read-out Protection checksum Fail) 1: Verification failed, debug interface and ACLOCK protection related registers are set to 1 0: Verification passed
29:3	-	RFU: Reserved, read as 0
2	FLSCFG	Flash size configuration

bit	name	functional description
		0: 256KB 1: 128KB (RAM is 24KB)
1:0	-	RFU: Reserved, read as 0

37.2 Device UID

Device identifier provides an UID which is globally unique for each device . These bits can never be altered by the user.

The UID is 96bits in total and is stored in a special sector of Flash. This UID can be read during software runtime and is used to implement code protection or secure boot type applications.

UID access address is 0x1FFFFA10.

Revision History

NUMBER	DATE	PAGE	CHAPTER & DIAGRAM	DETAILS
1.0	2019.08	676		First publication
1.1	2019.09	687		Added chapter 36.Debug support
1.2	2019.11	695		Improved the content of the electrical parameters chapter Updated limit parameters and pin types
1.3	2019.12	696		Updated the absolute temperature calculation method of the temperature sensor
1.4	2020.01	696		Improved CDM and LU data
1.5	2020.02	699	2.1.3	Added QFN32 package
1.6	2020.02	700	1	Modified some typical parameters in the introduction Updated pin description
1.7	2020.02	701	3.4.11	Updated OPA parameters
1.8	2020.04	700	3.4.4	Modified VREF buffer output setup time
1.9	2020.04	701	2.1.3	Added the LQFP48 package of FM33LC0x5N
2.0	2020.05	700	1.2	Deleted the Beeper module in the chip structure diagram
2.1	2020.05	700	2.1.5	Added TSSOP20 package
2.2	2020.05	702	2.1.5	Added the QFN32 package of FM33LC0x3U
2.3	2020.05	703	3.4.9	Added ADC input channel impedance table and sample time calculation example
2.4	2020.06	708	2.1.6	Modified TSSOP20 package Added TSSOP20 package size information Added LQFP44 package
2.5	2021.03	709	2.2 2.3 2.4	Added solderability description and package thermal resistance characteristics
2.6	2021.04	711		Modified many unreasonable parts of the manual
2.7	2021.05	710		Modified the description of ATIM in the GPTIM chapter
2.8	2021.05	710		Added TSSOP24 package

Contact Us

Shanghai Fudan Microelectronics Group Co., Ltd.

Address: Building 4, 127 Guotai Road, Shanghai, China
Postcode: 200433
Tel: (86-021) 6565 5050
Fax: (86-021) 6565 9115

Shanghai Fudan Microelectronics(HK)Co.,Ltd.

Address: Unit 506,5/f.,East Ocean Centre, 98 Granville Road,Tsim Sha Tsui East, Kowloon, Hong Kong
Tel: (852) 2116 3288/2116 3338
Fax: (852) 2116 0882

Beijing Fudan Microelectronics Technology Co.,Ltd.

Address: Gehua Buiding.B.423, North Street, Dongcheng District, Beijing City,China
Postcode: 100007
Tel: (86-10) 8418 6608 / 8418 7486
Fax: (86-10) 8418 6211

Shenzhen Fudan Microelectronics Co., Ltd.

Address: Room.1303,Century Bldg,Shengtingyuan Hotel, Huaqiang Rd.(North),Shenzhen,China
Postcode: 518028
Tel: (86-755) 8335 0911 / 8335 1011 / 8335 2011 / 8335 0611
Fax: (86-755) 8335 9011

Shanghai Fudan Microelectronics (HK) Ltd Taiwan Representative Office

Address: Unit 1225,12F,No.252,Sec.1 Neihu Rd.,Neihu Dist.,Taipei City 114,Taiwan
Tel: (886-2) 7721 1889 / 7721 1890
Fax: (886-2) 7722 3888

Shanghai Fudan Microelectronics (HK) Ltd Singapore Branch Office

Address: 47 Kallang Pudding Road, #08-06, The Crescent @ Kallang, Singapore 349318
Tel: (65) 6443 0860
Fax: (65) 64431215

Fudan Microelectronics (USA) Inc.

Address: 97 EBrokaw Road, Suite 320, San Jose, CA 95112 USA
Tel: (+1) 408 335 6936

Website: <http://www.fmsh.com/>