


hwde

Printed circuit boards, designed from a written brief.

You describe a board in plain words. hwde researches the parts, draws the schematic, lays out and routes the board, checks it, and hands you the files a factory needs to make it. A person reads the work and signs it off at each stage before the next one starts.



LUMINA-CARRIER 4 LAYERS · 100 × 80 MM · 116 FOOTPRINTS ORDERED, FABRICATED


A carrier board for a stage-lighting fixture. hwde designed it, and it was ordered from JLCPCB and made.

Rendered by docs/showcase/render_boards.sh (KiCad 10.0.5) from the board file in the boards repository, for lumina-carrier. Layers, size and footprints from the same file, the stage from state.json, 23 September 2026.

How a board is made

A board goes through five stages, and each stage ends with checks and a person's sign-off.

FIGURE 1 *from a brief to a factory package*



Each box is a stage, and each one writes a file the next one reads.


A run starts from a brief, which can be a paragraph or a page. hwde first researches the parts and picks an architecture, then chooses the real parts and draws the schematic. Layout places the parts and routes the copper. The checks run the electrical rules, the design rules and the circuit simulations, and then the factory's own manufacturing rules on the exported Gerbers. What comes out is the package: Gerbers, a bill of materials and a placement file that JLCPCB can build and assemble from.

The work is split two ways. Subagents make the judgement calls, such as which topology to use, how big a part must be, or whether a schematic is right, and each one has a written contract that says what it may decide. Scripts do the mechanical work, and they do it the same way every time. They drive KiCad, run the routers and export the Gerbers. A script never makes a judgement, and an agent never edits a board file by hand. Everything either of them makes is a file in the board's own folder, so you can read it without hwde.

Figure 1: docs/showcase/diagrams/pipeline.json. The stages are .claude/skills/hwde/SKILL.md; the subagents and scripts are its agents/ and scripts/ folders.

What happens at the end of each stage

FIGURE 2 *the checks and the sign-off*



A failed check or a refused sign-off goes to the fix loop, which reworks the file and sends it round again.


The checks that run depend on the stage, and each one writes its own report. A pass only proves the checks that actually ran, which is why the reports are kept one per check and not folded into a single verdict. When a check fails, the fix loop reworks the file the stage made and the checks run again. When they pass, a person still has to read the work and agree before the next stage starts.

Every run also writes down what went wrong and why, with a date and a tag. The next board reads those notes before it starts, so a mistake that cost one board some time is not paid for again on the next.

After the package

Three things can follow a finished package. A person can order the board, /fwe can write its firmware, and /npie can plan how to bring it up.

FIGURE 3 *what can follow the package*



An order needs a person. Firmware and the bring-up plan have so far run only in simulation.

Ordering is deliberately hard to do by accident. JLCPCB has no public API for its manufacturability review, so a person does that step in a browser. One code path can place an order, and it takes 2-layer boards only. It refuses a board whose files already record an order, and it will not run without a fresh quote and a design that matches the one quoted. A person then has to type a confirmation that names the board, the quantity and the total.

/fwe and /npie are two newer skills that take over where hwde stops. /fwe writes firmware for a board, working from the board's own netlist to get the pin map. /npie reads the same design and writes a staged bring-up procedure, with pass and fail limits taken from the design, then runs it through one driver layer that talks either to real instruments or to a simulated bench. So far both have worked on one board, the motor driver on page 6, and neither has touched hardware. The firmware builds, its unit tests pass on the host, and it runs in the Renode emulator. The bring-up procedure has been run once, against the simulated bench.

Figure 3: docs/showcase/diagrams/after.json. The order path is the ordering subagent and its scripts in .claude/skills/hwde. /fwe and /npie: .claude/skills/fwe and .claude/skills/npie; what they did for the motor driver is in its firmware/fwe-manifest.json and bringup/runs.

The boards

Eighteen boards have reached a routed layout. They run from a linear regulator with five parts to a three-phase motor driver.


TABLE 1 *the eighteen boards and where each one stopped*

BOARD	WHAT IT IS	LAYERS	SIZE (MM)	WHERE IT STOPPED
lumina-carrier	lighting carrier, PoE-powered	4	100 × 80	ordered, fabricated
pd-trigger	USB-C PD bench trigger	2	48 × 30	ordered, fabricated
blcdc-motor-driver	three-phase motor driver	4	78 × 78	package ready
stereo-class-d-amp	stereo class-D amplifier	2	53.6 × 36.8	verification
pd-trigger-lite	small USB-C PD trigger	2	25 × 15	package ready
pd-trigger-lite-dip	the same, set by DIP switch	2	25 × 21	package ready
lumina-par	RGBW PAR daughter board	4	100 × 80	verification
rf-de-20m	20 MHz Class E GaN stage	4	120 × 80	manufacturability
sbuck-5v3a	5 V / 3 A synchronous buck	4	50 × 40	package ready
usb-buck	USB device dev board	4	50 × 40	package ready
g0-sense	USB-C sensor node	2	35.8 × 28.3	package ready
stm32-blinky	minimal STM32 dev board	2	50 × 40	package ready
rf-term-150w	150 W RF dummy load head	2	26 × 20	manufacturability
bb-adc	single-channel ADC	2	54.8 × 34.9	manufacturability
bb-amp	sensor amplifier chain	2	48 × 28.3	manufacturability
bb-buck	bare buck converter	2	35 × 25	manufacturability
bb-ldo	bare linear regulator	2	34.7 × 34.7	manufacturability
bb-mcu	bare microcontroller board	2	34.8 × 22.3	manufacturability

“Where it stopped” is the last stage the board reached, and it does not mean the board is fit to release. Two boards were ordered, and their files record the JLCPCB order numbers. “Package ready” means every check passed and the manufacturing package is built. The amplifier has its package too, but its last verification left findings that a person has to rule on. Each size is the bounding box of the board outline, and not every outline is a rectangle.

Read from each board's .kicad_pcb (layers, size) and state.json (stage) in the boards repository: the first fourteen on 23 September 2026, the four added since then on 1 October 2026.

The motor driver




BLDC-MOTOR-DRIVER 4 LAYERS · 78 × 78 MM · 175 FOOTPRINTS PACKAGE READY

A three-phase driver for brushless motors, running from 10 to 28 V. Six N-channel MOSFETs make three half-bridges, a DRV8300 drives their gates, and an STM32G431 runs the motor control. Each low-side leg has a 3 mΩ shunt read by an INA240 current amplifier. The brief was a general spec and one frame of a video showing someone else's demo board, so hwde wrote down every gap it had to fill as a numbered assumption.

The FETs are rated 60 V although the board runs at 28 V at most. The input TVS diode clamps a surge at about 45 V, and every part on the motor supply is chosen to survive that clamp, not just the working voltage. There is no fuse on the board, and the notes call for a 20 A slow fuse in the supply lead.

The board's own top render in `reports/`, `requirements.md`, `architecture/power_tree.md` and `COMPARISON.md`, read 1 October 2026.




BLDC-MOTOR-DRIVER, TOP COPPER F.CU WITH NET NAMES

The three half-bridges sit along the bottom edge, with phase A, B and C left to right, each with its current amplifier below it. The board passes its checks with 390 written waivers, and the board's notes ask you to read them before you trust it. Most cover stitching vias and the thin Kelvin and gate-return taps, which the current-capacity check counts as power copper.

This is the one board that /fwe and /npie have worked on. /fwe wrote the first stage of its firmware, which spins the motor with six-step commutation. It builds with warnings treated as errors, its unit tests pass on the host, and it runs on an emulated STM32G431 in Renode. /npie wrote a bring-up procedure for the board and ran it once against a simulated bench, where it passed. Neither result says anything about real hardware, because the board has not been made.

The copper view is KiCad's plot of the top copper layer with net names, made by `layer_views.py`. `COMPARISON.md` and `routing/rules-added.md`; `firmware/fwe-manifest.json`; `bringup/runs/20260930-194840-sim/run.json`, read 1 October 2026.


The amplifier



STEREO-CLASS-D-AMP 2 LAYERS · 53.6 × 36.8 MM · 44 FOOTPRINTS **VERIFICATION, FINDINGS OPEN**

A stereo class-D amplifier that runs from a single 12 V supply and drives 4 to 8 Ω speakers. Each output has a 10 μ H LC filter. The brief asked hwde to reproduce a published reference design, so the two can be compared.

The brief named the TPA3116D2, but hwde used the TPA3118D2 instead. The 3116 only comes with its thermal pad on top, which needs a heatsink bolted on. The 3118 has the pad underneath and sheds its heat into the board, so hwde kept a 25 by 25 mm ground area clear around it on both layers. That area is why the board is bigger than the 44 by 34 mm reference.




STEREO-CLASS-D-AMP, TOP COPPER F.CU WITH NET NAMES

The amplifier sits in the middle of a solid ground pour, with the left channel's filter below it and the right channel's above. The input connector is on the left edge and the speaker pads are on the right.


The 3D view is the board's own render in its reports folder, and the copper view is KiCad's plot of the top copper layer with net names, from `layer_views.py`. Facts for stereo-class-d-amp read 1 October 2026 from the board file, `state.json` and the board's own notes.. `requirements.md`, `architecture/blocks.md` and `COMPARISON.md`.

The small PD triggers



PD-TRIGGER-LITE 2 LAYERS · 25 × 15 MM · 15
FOOTPRINTS PACKAGE READY

Plug in a USB-C charger and the board asks it for 9, 12, 15 or 20 V, at up to 3 A, and passes it to two output holes. One solder link picks the voltage. hwde chose the CH224A over the CH224K the brief named, because its sense pin takes the bus voltage directly. That removes a dropper resistor, a sense resistor and the pull-ups.




PD-TRIGGER-LITE-DIP 2 LAYERS · 25 × 21 MM ·
13 FOOTPRINTS PACKAGE READY

The same board with a five-way DIP switch instead of the solder links, which adds 5 V to the choices. You set exactly one switch before you plug it in. The board grew from 15 to 21 mm to make room for the switch.

Both are smaller versions of pd-trigger, the bench tool on the next page, which was ordered and made.

Ordered and fabricated

lumina-carrier, on the first page, is the carrier for a stage-lighting fixture. It takes power over Ethernet through a PD controller and a 100 V buck, and it has an expansion connector that a fixture-specific daughter board plugs into. The connector's pinout is frozen, because another board depends on it. The other board that was ordered is a bench tool.




PD-TRIGGER 2 LAYERS · 48 × 30 MM · 30 FOOTPRINTS ORDERED FROM JLCPCB, TRACKED TO SHIPPED

A USB-C Power Delivery sink asks a charger for 5, 9, 12, 15 or 20 V, and you pick which on the board. The rail comes out on a screw terminal rated for 5 A. The board converts nothing and just passes the rail through.


Rendered by docs/showcase/render_boards.sh (KiCad 10.0.5) from the board file in the boards repository, for pd-trigger. Layers, size and footprints from the same file, the stage from state.json, 23 September 2026.

Power and RF



SBuck-5V3A 4 LAYERS · 50 × 40 MM · 44
FOOTPRINTS **PACKAGE READY**


A synchronous buck that takes 7–18 V in and holds 5.0 V $\pm 2\%$ at 3 A out. It is an open-frame power module.



RF-TERM-150W 2 LAYERS · 26 × 20 MM · 6
FOOTPRINTS **MANUFACTURABILITY**

A 50 Ω , 150 W dummy load head for DC to 25 MHz. The element bolts to a heatsink you supply, so the board is only the RF launch and the mounting. It looks almost bare because none of its six footprints has a 3D model, so the connector and the element are not drawn.

Rendered by docs/showcase/render_boards.sh (KiCad 10.0.5) from the board file in the boards repository, for sbuck-5v3a and rf-term-150w. Layers, size and footprints from the same file, the stage from state.json, 23 September 2026.




RF-DE-20M 4 LAYERS · 120 × 80 MM · 80 FOOTPRINTS STOPPED AT MANUFACTURABILITY CHECKS

A 20 MHz Class E RF power stage that puts 200 W into $50\ \Omega$ from a 40 V bus. A GaN gate driver buffers the PWM drive from an SMA input, and one eGaN FET switches. A resonant tank and an L-match turn the $4.6\ \Omega$ load line into $50\ \Omega$ at the output SMA. The owner fixed the topology and the two core parts after a costed trade study, and hwde did the rest.


Rendered by docs/showcase/render_boards.sh (KiCad 10.0.5) from the board file in the boards repository, for rf-de-20m. Layers, size and footprints from the same file, the stage from state.json, 23 September 2026.

Lighting




LUMINA-PAR 4 LAYERS · 100 × 80 MM · 158 FOOTPRINTS STOPPED AT VERIFICATION

The RGBW PAR daughter board that stacks on lumina-carrier. It takes the carrier's frozen connector as given. Its power budget depends on the power-over-Ethernet class the fixture is granted, so hwde worked it out again here. The silkscreen warns that the board floats at the power-over-Ethernet potential, because an earthed probe breaks the fixture's power negotiation.



LUMINA-PAR, STRAIGHT DOWN TOP-DOWN VIEW

The same board from straight above, so the routing shows.




LUMINA-CARRIER, UNDERNEATH BOTTOM VIEW

Every part on the carrier is on the top side, so the back carries routing and vias and nothing else.


Rendered by docs/showcase/render_boards.sh (KiCad 10.0.5) from the board file in the boards repository, for lumina-par and lumina-carrier. Layers, size and footprints from the same file, the stage from state.json, 23 September 2026.

Microcontroller boards




G0-SENSE 2 LAYERS · 35.8 × 28.3 MM · 30 FOOTPRINTS **PACKAGE READY, RELEASE ATTESTATION BUILT**

A temperature and humidity node that runs off USB-C. An LDO makes 3.3 V from the 5 V supply, and an STM32G030 reads a Sensirion SHT4x over I²C. The same bus comes out on a Qwiic connector, the readings go out on a UART header, and you program it over SWD. hwde designed this one from end to end in a single unattended run.



USB-BUCK 4 LAYERS · 50 × 40 MM · 28
FOOTPRINTS **PACKAGE READY**

An STM32F103 board that talks USB at full speed. The Micro-B socket carries both power and data, and there is an LED, a button and an SWD header.




STM32-BLINKY 2 LAYERS · 50 × 40 MM · 20
FOOTPRINTS **PACKAGE READY**

The simplest useful board here: an STM32F103, an 8 MHz crystal, one LED, an LDO and an SWD header.

Rendered by docs/showcase/render_boards.sh (KiCad 10.0.5) from the board file in the boards repository, for g0-sense, usb-buck and stm32-blinky. Layers, size and footprints from the same file, the stage from state.json, 23 September 2026.


Building blocks

These five boards each carry a single block and nothing else. They are meant to be studied and measured on a bench, so they leave out protection, filtering, indicators and spare rails on purpose. All five stopped at the manufacturability checks.




BB-BUCK 2 LAYERS · 35 × 25 MM · 20 FOOTPRINTS

18–30 V in and 5 V at 2 A out, on a screw terminal. It carries the converter and exactly what its datasheet requires.




BB-LDO 2 LAYERS · 34.7 × 34.7 MM · 5 FOOTPRINTS

5 V in and 3.3 V at 500 mA out. It stays in regulation in still air on the board's own copper.



BB-MCU 2 LAYERS · 34.8 × 22.3 MM · 14 FOOTPRINTS


One MCU with a 3.3 V rail coming in, its debug header and four GPIO. There is no regulator and no second rail.



BB-ADC 2 LAYERS · 54.8 × 34.9 MM · 25 FOOTPRINTS

0–5 V in on a screw terminal and 12 bits at up to 10 kSa/s out on a header. It gives up speed for DC accuracy.

Rendered by docs/showcase/render_boards.sh (KiCad 10.0.5) from the board file in the boards repository, for bb-buck, bb-lldo, bb-mcu and bb-adc. Layers, size and footprints from the same file, the stage from state.json, 23 September 2026.



Two more boards stopped before layout and have no PCB to show, a 5 V/3 A buck and a strobe daughter board. Both are in the boards repository at the stage they reached.

BB-AMP · 2 LAYERS · 48 × 28.3 MM · 14
FOOTPRINTS

A 0–20 mV bridge signal in and 0–3.3 V out,
from DC to 1 kHz.

Rendered by docs/showcase/render_boards.sh (KiCad 10.0.5) from the board file in the boards repository, for bb-amp. Layers, size and footprints from the same file, the stage from state.json, 23 September 2026.

What it can and cannot do yet

hwde is an engineering assistant. It does not release a board on its own, and a person signs off at every stage.

What holds

- Eighteen boards went from a written brief to a routed layout. They include a 4-layer 200 W RF stage and a 4-layer motor driver.
- Two of them were ordered from JLCPCB and made, and their files record the order numbers.
- Every check is a script, and the findings are kept per check rather than as a single verdict.
- Everything a run produces is a file in that board's folder, and you can read it without hwde.

What does not

- JLCPCB's manufacturability review has no public API, so a person still does that step in a browser.
- The electrical and thermal checks are engineering screens, and each states its own accuracy. None of them is a certification, and nothing here is certified for mains, medical, automotive or aerospace use.
- The firmware and the bring-up procedure have only run in simulation. No board hwde designed has been brought up with them on a real bench yet.

Table 1 and the board files behind it.