
N4 Datasheet

4-CH Automotive RX with MIPI-CSI2 Interface



Web: www.nextchip.com

E-mail: sales@nextchip.com Tel: +82-2-3460-4700



REVISION HISTORY

			N4 Data sheet
Rev.	Date.	Description	Note
REV 0.0	2017-12-20	Initial Draft	-
REV 0.1	2018-07-31	Update Chapter 6 ELECTRICAL CHARACTERISTICS	P78
REV 0.2	2018-08-06	Add to Constraint for 1080p*4ch parallel output	P03, P79

© Copyright Nextchip Corporations, Ltd., 2018 All Rights Reserved. Printed in Korea 2018

Nextchip and the Nextchip Logo are trademarks of Nextchip Corporation in Korea and/or other countries. Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in implantation or other life support application where malfunction may result in injury or death to persons. The information contained in this document does not affect or change Nextchip's product specification or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of Nextchip or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will Nextchip be liable for damages arising directly or indirectly from any use of the information contained in this document.

Nextchip Corporation Ltd 8F, Twosun Venture Forum Bldg., 323, Pangyo-ro, Bundang-gu, Seongnam-si, Gyeonggi-do, Korea 463-400

Nextchip's home page can be found at: http://www.nextchip.com

Product Overview

N4 includes Automotive 4-Channel RX with MIPI-CSI2/BT.656 Interface. It delivers high quality CVBS, 1M, 2M image. It accepts CVBS, COMET, 1M, 2M analog inputs from Camera and the other video signal sources. It accepts Single-ended/Differential analog SD/HD/FHD video signals, and then Processing Clamp/AGC(Auto Gain Control)/YC Separation and Converting BT.656/BT.1120/MIPI-CSI2 Format. MIPI-CSI2 interface compliant with MIPI D-PHY v1.1.

N4 is able to use same transmission cable with conventional one for CVBS/COMET(SD level), 1M/2M(HD/FHD level) and they provide the superior-image quality by minimizing the interference when separating Y and C.

N4 support Coaxial Communication Protocol communicates between controller(DVR) and camera on the video signal through coaxial cable.

Features

1. Video Decoder

Input Formats

- 4CH Single-ended & Differential Analog Video Input
- : CVBS / COMET
- : Analog HD 1M/2M

Output Formats

- Support 8bit*4 parallel output port, each port video output format selectable(Up to 720p@25p/30*4ch)
- Support Byte-interleave for each 8bit parallel output port
- Support MIPI-CSI2, 4 Lane for single and virtual channel
- MIPI-CSI2 1/2/4 Data Lane Configuration (Up to 1080p@25p/30p*4ch)
- : YUV422 8bit Format
- 2 Data Lanes for up to 720p@50/60, 1080p@25/30 2CH
- 4 Data Lanes for up to 720p@50/60, 1080p@25/30 4CH

• Image Signal Processor

- Support Single-ended and Differential Analog video Input up to 2M format for Each CH
- On Chip Analog CLAMP/Anti-aliasing Filter and EQ Filter
- Accepts CVBS, COMET, 720P@25p/30p/50p/60p, 1080P@25p/30p
- Robust Sync detection for weak and unstable signals
- High-performance adaptive comb filter
- Programmable H/V Peaking filter for Luminance
- CTI (Chrominance Transient Improvement)
- Color compensation for PAL
- IF compensation filter
- Robust No-video detection
- Programmable Brightness, Contrast, Saturation and Hue
- Programmable Picture Quality Control

2. MISC

- Built in Clock PLL
- Single 27M Oscillator for all video standards
- Built in 4-Ch Motion Detector(32x24)
- Support 4-Ch Coaxial Communicator
- Support Each Channel MPP Pin and IRQ Pin
- Support I2C serial Interface

3. Operating Voltage

- 3.3V/1.2V Supply Voltage

5. Ordering information

DEVICE	PACKAGE	
N4	121-BGA-8x8	

6. Applications

- Automotive surround view
- CMS

Functional block diagram






TABLE OF CONTENTS

	у	
	lles	
	ures	
Chapter 1 PIN	NINFORMATION	8
1.1 PIN A	SSIGNMENTS	8
1.2 PIN [DESCRIPTION	9
Chapter 2 Au	tomotive RX(1M to 2M)	12
	CTIONAL OVÈRVIEW	
	LOG FRONT END (CLAMP, ANTI-ALIASING FILTER, EQ FILTER)	
	LOCK (ROBUST SYNC DETECTION, ROBUST NO-VIDEO DETECTION)	
	(Y/C SEPARATOR)	
	A PROCESSING	
	OMA PROCESSING	
	ION DETECTOR	
	XIAL PROTOCOL	
	PELCO PROTOCOL	
2.8.1		
2.8.2	A-CP(AHD-Coaxial protocol)	
	DEO OUTPUT INTERFACE	
•	al Output Format	
3.1.1	ITU-R BT.656/BT.1120 FORMAT	
3.1.2	ITU-R BT.601 FORMAT	
3.1.3	VIDEO OUTPUT TIMING INFORMATION	
3.1.4	DATA OUTPUT ORDER & DIRECTION CONTROL	
3.2 MIPI	Output Format	22
3.2.1	Lane States and Line Levels	22
3.2.2	Low-Level Protocol	23
3.2.3	LLP Long Packet Format	23
3.2.4	LLP Short Packet Format	24
3.2.5	Data Identifier	
3.2.6	Virtual Channel Identifier Interleaving	
3.2.7	YUV Image Data	
	SINTERFACE	
	GISTER DESCRIPTION	
	STER ADDRESS	_
5.1 REG		
*****	BANK0 Register(0x00~0x1F): VIDEO_Format Control	
5.1.2	BANK0 Register(0x20~0x37) : Y_Control	
5.1.3	BANK0 Register(0x40~0x5F): C_Control	
5.1.4	BANK0 Register(0x60~0x7F): SYNC_Control	
5.1.5	BANK0 Register(0xA4~0xB5): STATUS	
5.1.6	BANK0 Register(0xD0~0xF5) : STATUS	
5.1.7	BANK1 Register(0x97~0xB3): IP Power Down & MPP	
5.1.8	BANK1 Register(0xC0~0xD0): OUTPUT PORT	
5.1.9	BANK2~3 Register(0x00~0x1F / 0x80~0x9F) : COAXIAL CH1~4	
5.1.10	BANK2~3 Register(0x20~0x5D / 0xA0~0xDD) : COAXIAL CH1~4	36
5.1.11	BANK2~3 Register(0x60~0x79 / 0xE0~0xF9) : COAXIAL CH1~4	37
5.1.12	BANK4 Register(0x00~0x17): MOTION	38
5.1.13	BANK20 Register(0x00~0x1C): ARBITER	39
5.1.14	BANK20 Register(0x20~0x3B): ARBITER	
5.1.15	BANK20 Register(0x40~0x5F): ARBITER	
5.1.16	BANK20 Register(0x60~0x70) : ARBITER	
5.1.17	BANK21 Register(0x07~0x1C) : MIPI TX	
5.1.18	BANK21 Register(0x29~0x46) : MIPI TX	
	ster Description	
5.2.1	VIDEO Registers	
5.2.1	PD and MPP Registers	
5.2.2 5.2.3	Video Output Control Registers	
ა.∠.ა	video Odiput Control Registers	99
2018.08.06 (REV 0.2	,	N4 Data sheet

5.2	2.4 COAXIAL Registers	61
5.2	· · · · · · · · · · · · · · · · · · ·	
5.2	• · · · · · · · · · · · · · · · · · · ·	
	2.7 MIPI TX	
	6 ELECTRICAL CHARACTERISTICS	
	ABSOLUTE MAXIMUM RATINGS	
6.2	RECOMMENDED OPERATING CONDITION	
6.3	DC CHARACTERISTICS	
	AC CHARACTERISTICS	
	MIPI HS/LP Transmitter Timing	
Chanter 7	7 DACKAGE INFORMATION	



Contents of Tables

Table 1.1	PIN Description	9
	Data Output Pin Order Control	
Table 3.2	Output Clock and Data Direction Control	21
Table 3.3	Lane State Decriptions	22
Table 3.4	YUV Image Data Types	26
Table 6.1	Absolute Maximum Ratings	78
Table 6.2	Recommended Operating Condition	78
Table 6.3	DC Characteristics	78
Table 6.4	AC Characteristics	79
Table 6.5	MIPLHS/LP Transmitter Timing	80



CONTENTS OF FIGURES

Figure 1.1 Pin Assignments	8
Figure 2.1 Motion Block Mapping	14
Figure 2.2 Coaxitron Active line	15
Figure 2.3 Description of One Coaxitron Bit	15
Figure 2.4 Coaxitron Bit Timing	
Figure 2.5 Data Structure of Coaxitron Origins (VBI 18th)	16
Figure 2.6 A-CP Active line	16
Figure 2.7 Description of A-CP One Data Bit	16
Figure 2.8 Data A-CP Bit Timing	16
Figure 2.9 Data Structure of Coaxitron Origins (VBI 17th)	17
Figure 3.1 Region of active is constant	18
Figure 3.2 BT.601 Interface	18
Figure 3.3 AHD720P@30P/25P, 60P/50P Horizontal Timing Diagram	19
Figure 3.4 AHD720P@30P/25P, 60P/50P Vertical Timing Diagram	19
Figure 3.5 AHD1080P@30P/25P Horizontal Timing Diagram	
Figure 3.6 AHD1080P@30P/25P Vertical Timing Diagram	20
Figure 3.7 Four Lane Multi-Lane Example	
Figure 3.8 Lane Line Levels	22
Figure 3.9 LLP Packet format	
Figure 3.10 Long Packet Structure	23
Figure 3.11 Short Packet Structure	24
Figure 3.12 Data Identifier Byte	24
Figure 3.13 Interleaved Data Transmission using Virtual Channels	25
Figure 3.14 Legacy YUV420 8-bit Frame Format	
Figure 3.15 YUV420 8-bit Frame Format	26
Figure 4.1 I2C Timing Diagram	
Figure 4.2 I2C Slave Address Configuration	27
Figure 6.1 SCL and SDA Timing Diagram	
Figure 7.1 N4 121-BGA-8x8 Package Information(Top and Side view)	81
Figure 7.2 N4 121-BGA-8x8 Package Information(Bottom view)	82



Chapter 1 PIN INFORMATION

1.1 PIN ASSIGNMENTS

	1	2	3	4	5	6	7	8	9	10	11	
Α	N.C.	VDO1_5	VDO1_4	VDO1_2	VDO1_1	VCLK2	VDO2_7	VDO2_4	VDO2_1	VDO3_6	N.C.	Α
В	VCLK1	VDO1_7	VDO1_6	VDO1_3	VDO1_0	GPO4	VDO2_6	VDO2_2	VDO2_0	VDO3_5	VDO3_4	В
С	REFT1	MPP1	MPP2	MPP3	MPP4	GPO3	VDO2_5	VDO2_3	VDO3_7	VDO3_3	VDO3_2	С
D	VINP1	REFB1	AVDD12_ CH1	GPO2	DVDD33	DVDD12	DVDD33	DVDD12	VCLK3	VDO3_0	VDO3_1	D
Е	REFT2	VINN1	AVDD33	GPO1	vss	vss	vss	DVDD33	GPO5	VCLK4	VDO4_7	Ε
F	VINP2	REFB2	AVDD12_ CH2	vss	vss	vss	vss	DVDD12	GPO6	VDO4_6	VDO4_5	F
G	REFT3	VINN2	AVDD33	vss	vss	DVDD12	DVDD33	GPO7	VDO4_4	VDO4_2	VDO4_3	G
Н	VINP3	REFB3	AVDD12_ CH3	AVDD12_ PLL	DVDD12	DVDD33	SA0	IRQ	GPO8	VDO4_0	VDO4_1	н
J	REFT4	VINN3	AVDD33	TEST0	SA1	MIPI_TX_ VREG	AVDD12_ MIPI	AVSS_ MIPI	SEL18	SCL	SDA	J
К	VINP4	REFB4	AVDD12_ CH4	TEST1	MIPI_TX_ DN4	MIPI_TX_ DN3	MIPI_TX_ CN	MIPI_TX_ DN2	MIPI_TX_ DN1	RSTB	TEST_ CLK1	К
L	N.C.	VINN4	AVDD33	SYS_CLK	MIPI_TX_ DP4	MIPI_TX_ DP3	MIPI_TX_ CP	MIPI_TX_ DP2	MIPI_TX_ DP1	TEST_ CLK2	N.C.	L
	1	2	3	4	5	6	7	8	9	10	11	

Figure 1.1 Pin Assignments



1.2 PIN DESCRIPTION

Table 1.1 PIN Description

		Madula Nama	
		Module Name	T
NAME	Ю	DESCRIPTION	PIN NO.
System Interface)		
RSTB	DI	System Reset(Active Low)	K10
SYS_CLK	DI	Oscillator Input (27MHz)	L4
TEST0	- 1	Chip Test mode selection1 PIN (Normally Connect to Ground)	J4
TEST1	- 1	Chip Test mode selection2 PIN (Normally Connect to Ground)	K4
Analog Video Ing	out Inter	face	
VINP1	Al	Analog Video Positive Input 1	D1
VINN1	AI	Analog Video Negative Input 1	E2
VINP2	AI	Analog Video Positive Input 2	F1
VINN2	AI	Analog Video Negative Input 2	G2
VINP3	AI	Analog Video Positive Input 3	H1
VINN3	AI	Analog Video Negative Input 3	J2
VINP4	AI	Analog Video Positive Input 4	K1
VINN4	Al	Analog Video Negative Input 4	L2
REFT1	AO	ADC Reference Top Output 1	C1
REFB1	AO	ADC Reference Bottom Output 1	D2
REFT2	AO	ADC Reference Top Output 2	E1
REFB2	AO	ADC Reference Bottom Output 2	F2
REFT3	AO	ADC Reference Top Output 3	G1
REFB3	AO	ADC Reference Bottom Output 3	H2
REFT4	AO	ADC Reference Top Output 4	J1
REFB4	AO	ADC Reference Bottom Output 4	K2
Digital Video Par			
VCLK1	0	Video Parallel Port1 Output Clock	B1
VDO1 7	0	Video Parallel Port1 Output Glock Video Parallel Port1 Data Output [7]	B2
VDO1_ <i>f</i>	0	Video Parallel Port1 Data Output [7] Video Parallel Port1 Data Output [6]	B3
VDO1_6 VDO1_5	0	Video Parallel Port1 Data Output [5]	A2
VDO1_3 VDO1_4	0	Video Parallel Port1 Data Output [4]	A3
VDO1_3	0	Video Parallel Port1 Data Output [3]	B4
VDO1_2	0	Video Parallel Port1 Data Output [2]	A4
VDO1_1	0	Video Parallel Port1 Data Output [1]	A5
VDO1_1	0	Video Parallel Port1 Data Output [0]	B5
VCLK2	0	Video Parallel Port2 Output Clock	A6
VDO2_7	0	Video Parallel Port2 Data Output [7]	A7
VDO2_6	0	Video Parallel Port2 Data Output [6]	B7
VDO2_5	0	Video Parallel Port2 Data Output [5]	C7
VDO2_4	0	Video Parallel Port2 Data Output [4]	A8
VDO2_3	0	Video Parallel Port2 Data Output [3]	C8
VDO2_2	0	Video Parallel Port2 Data Output [2]	B8
VDO2_1	0	Video Parallel Port2 Data Output [1]	A9
VDO2_0	0	Video Parallel Port2 Data Output [0]	B9
VCLK3	0	Video Parallel Port3 Output Clock	D9
VDO3_7	0	Video Parallel Port3 Data Output [7]	C9
VDO3_6	0	Video Parallel Port3 Data Output [6]	A10
VDO3_5	0	Video Parallel Port3 Data Output [5]	B10
VDO3_4	0	Video Parallel Port3 Data Output [4]	B11
VDO3_3	0	Video Parallel Port3 Data Output [3]	C10
VDO3_2	0	Video Parallel Port3 Data Output [2]	C11
VDO3_1	0	Video Parallel Port3 Data Output [1]	D11
VDO3_0	0	Video Parallel Port3 Data Output [0]	D10



Digital Video Para	llel Int	erface	
VCLK4	0	Video Parallel Port4 Output Clock	E10
VDO4_7	0	Video Parallel Port4 Data Output [7]	E11
VDO4_6	0	Video Parallel Port4 Data Output [6]	F10
VDO4_5	0	Video Parallel Port4 Data Output [5]	F11
VDO4_4	0	Video Parallel Port4 Data Output [4]	G9
VDO4_3	0	Video Parallel Port4 Data Output [3]	G11
VDO4_2	0	Video Parallel Port4 Data Output [2]	G10
VDO4_1	0	Video Parallel Port4 Data Output [1]	H11
VDO4_0	0	Video Parallel Port4 Data Output [0]	H10
MIPI Interface			
MIPI_TX_DP1	AO	MIPI Data Positive Output Lane 1	L9
MIPI_TX_DN1	AO	MIPI Data Negative Output Lane 1	K9
MIPI_TX_DP2	AO	MIPI Data Positive Output Lane 2	L8
MIPI_TX_DN2	AO	MIPI Data Negative Output Lane 2	K8
MIPI_TX_VREG	AO	0.4V Regulator Output	J6
MIPI_TX_CP	AO	MIPI Clock Positive Output Lane	L7
MIPI_TX_CN	AO	MIPI Clock Negative Output Lane	K7
MIPI_TX_DP3	AO	MIPI Data Positive Output Lane 3	L6
MIPI_TX_DN3	AO	MIPI Data Negative Output Lane 3	K6
MIPI_TX_DP4	AO	MIPI Data Positive Output Lane 4	L5
MIPI_TX_DN4	AO	MIPI Data Negative Output Lane 4	K5
I2C Interface			
SCL	- 1	I2C Interface Clock (3.3V tolerant)	J10
SDA	В	I2C Interface R/W Data (3.3V tolerant)	J11
SA0	- 1	Pin1 for Slave Address	H7
SA1	- 1	Pin2 for Slave Address	J5
ETC Interface			
SEL18	I	Digital I/O Power Control Pin (DVDD ≥ 2.5V, SEL18 = Low)	J9
IRQ	0	Interrupt Request Output	H8
MPP1	0	Coaxial Output1	C2
MPP2	0	Coaxial Output2	C3
MPP3	0	Coaxial Output3	C4
MPP4	0	Coaxial Output4	C5
GPO1	0	Multi-Purpose Pin Output1	E4
GPO2	0	Multi-Purpose Pin Output2	D4
GPO3	0	Multi-Purpose Pin Output3	C6
GPO4	0	Multi-Purpose Pin Output4	B6
GPO5	0	Multi-Purpose Pin Output5	E9
GPO6	0	Multi-Purpose Pin Output6	F9
GPO7	0	Multi-Purpose Pin Output7	G8
GPO8	0	Multi-Purpose Pin Output8	H9



Power / Ground /	N.C.		
DVDD12	Р	Digital 1.2V Power	H5, D6, G6, D8, F8
DVDD33	Р	Digital 3.3V Power	D5, H6, D7, G7, E8
AVDD12_CH1	Р	Analog 1.2V Power for CH1 Video AFE	D3
AVDD12_CH2	Р	Analog 1.2V Power for CH2 Video AFE	F3
AVDD12_CH3	Р	Analog 1.2V Power for CH3 Video AFE	H3
AVDD12_CH4	Р	Analog 1.2V Power for CH4 Video AFE	K3
AVDD33	Р	Analog 3.3V Power for Video AFE	E3,G3,J3,L3
AVDD12_PLL	Р	Analog 1.2V Power for PLL	H4
AVDD12_MIPI	Р	Analog 1.2V Power for MIPI TX	J7
VSS	G	Ground	F4, G4, E5, F5, G5, E6, F6, E7, F7
TEST_CLK1	G	Normally Connect to Ground	K11
TEST_CLK2	G	Normally Connect to Ground	L10
AVSS_MIPI	G	Analog Ground for MIPI	J8
N.C	G	N.C	A1,A11,L1,L11



Chapter 2 Automotive RX(1M to 2M)

N4 includes automotive 4-Channel RX with MIPI-CSI2/BT.656 Interface. It delivers high quality CVBS, 1M, 2M image. It accepts CVBS, COMET, 1M, 2M analog inputs from Camera and the other video signal sources. It accepts Single-ended/Differential analog SD/HD/FHD video signals, and then Processing Clamp/AGC(Auto Gain Control)/YC Separation and Converting BT.656/BT.1120/MIPI-CSI2 Format. MIPI-CSI2 interface compliant with MIPI D-PHY v1.1.

N4 includes 4-Channel analog processing circuit that comprises anti-aliasing filter, ADC, CLAMP and Equalizer filter. It shows the best image quality by adaptive high performance comb filter and vertical peaking filter. It also supports programmable Saturation, Hue, Brightness, Contrast and several functions such as CTI, Programmable peaking filter and various compensation filters.

2.1 FUNCTIONAL OVERVIEW

N4 1M to 2M RX separates luminance and chrominance signals from Analog Inputs.

The First step to decode RX is to digitize the entire video signal using an A/D converter (ADC). Video inputs are usually AC-coupled and have a 75 Ohm AC and DC input impedance. As a result, the video signal must be DC restored every scan line during horizontal sync to position the sync tips at known voltage level using the AGC/CLAMP logic.(AGC)

The video signal also is low-pass filtered in Anti aliasing Filter to remove any high-frequency components that may result in aliasing. Vertical sync and horizontal sync information are recovered in Genlock block.

When composite video signal is decoded, the luminance and chrominance are separated by YCS(Y/C Separator).

The quality of decoded image is strongly dependent on the signal quality of separated Y and C. To achieve best quality of image, Adaptive Comb Filter is used.

The color demodulator in chroma processing block accepts modulated chrominance data from Adaptive Comb Filter which generate Cb/Cr color difference data. During active video period, the chrominance data is demodulated using sine and cosine subcarrier data.



2.2 ANALOG FRONT END (CLAMP, ANTI-ALIASING FILTER, EQ FILTER)

N4 includes 4 Channel Analog Processing circuits that comprise anti-aliasing filter, EQ Filter, ADC and CLAMP. Because its design is dedicated for video application, Analog Processing circuit does not require external reference circuit. External coupling capacitance only is needed for **N4**. Anti-aliasing Filter is controlled by Register and include bypass mode that don't have AFE filtering.

2.3 GENLOCK (ROBUST SYNC DETECTION, ROBUST NO-VIDEO DETECTION)

N4 provides a fully digital Genlocking circuitry. The digital Genlocking Circuitry use the locking method of the timing control signals such as horizontal sync, vertical sync, and the color subcarrier.

N4 uses the proprietary Genlock mechanism for video application system.

It supports very Robust Sync Detection & Robust No-Video Detection, and it is also showed reliable operation in Non-standard signal and Weak-signal.

2.4 YCS (Y/C SEPARATOR)

The YCS is used to separate Y and C signal from HD standard video signal. Therefore, the output image is sharper and clearer compared to other device. To achieve this, BSF(Band Split Filter) is used

N4 can also separate Y signal from C signal out of input CVBS using the Notch Filter. And according to internal criteria in the **N4**, the Notch and Comb filters can be mixed for use. In special case, use the Notch filter to separate Y signal from C signal to have a good-quality image.

2.5 LUMA PROCESSING

The high-frequency range of Y/C separated data has a relatively smaller magnitude than the low-frequency range. The high-frequency range makes the image more distinct and remarkable, but may induce worse coding efficiencies when video signal is compressed.

N4 provides the peaking filter and Gain control for emphasizing or depressing the high-frequency area to avoid this problem. The Peaking filter is applied to this purpose and its characteristics can be controlled by register (Y_PEAK_MODE, 0x30[3:0] / 0x31[3:0] / 0x32[3:0] / 0x33[3:0], Bank0) via I2C interface.

2.6 CHROMA PROCESSING

The Chroma Processing mainly consists of 3 parts: demodulation, filtering, and ACC(Automatic Chroma-gain Control). The Chroma Demodulator receives modulated chroma from YC separator, and generates demodulated color difference data. Demodulated data must be low-pass filtered to reduce anti-aliasing artifacts.



2.7 MOTION DETECTOR

N4 supports 4-Channels motion detection function. It supports the output of the detected motion information on the screen. The function allows a screen such as the one shown in Figure 2.1. To be divided in 192 sections each of which can generate information on the motion detection information.

For each section, motion detection can be controlled to be set at on/off. Once a motion is detected, the screen can be rendered dark or reversed in the unit of field to have the spot of the motion generated to be indicated in the screen.




Figure 2.1 Motion Block Mapping



2.8 COAXIAL PROTOCOL

N4 includes Coaxial Protocol generator that sends control signal from a controller to a pan and tilt, receiver driver, or camera and lens on the video signal. N4 supports Protocol for CVBS/COMET(PELCO) and AHD(A-CP). It depends on Coaxial Cable impedance characteristic. This document presents the concept of Coaxial Protocol. Coaxitron is Pelco's name for a method of sending control signaling from a controller to a pan and tilt, receiver driver, or camera and lens on the video signal (Known as "Up the Coax" or "UTC")

2.8.1 PELCO PROTOCOL

There are two types of Coaxitron command structures. One type, Standard Coaxitron is a series of 15 pulses, or data bits, that are sent within video line 18 of a video field. The other type, Extended Coaxitron, is a series of 32 pulses, where 16 pulses are sent in line 18 and 16 pulses in line 19 of a video field. Refer to Figure 2.2. No pulses are sent when the system is in an idle state




Figure 2.2 Coaxitron Active line

Coaxitron is a pulse width modulated (PWM) that is inserted into video vertical blanking interval. A 2us pulse represents a one(1) and a 1us pulse represents a zero(0). There is a start bit (always high level), a data bit (low or high level) and a stop bit (always low level).

Refer to Figure 2.3. and Figure 2.4.




Figure 2.3 Description of One Coaxitron Bit




Figure 2.4 Coaxitron Bit Timing

N4 is able to control coaxitron timing format on the video signal.

Start Active line of Coaxitron is 18th line on VBI. Pulse width of Coaxitron is fixed 1us. The size of Coaxial Data is 4 bytes. Refer to Figure 2.5.



N4 Data sheet




Figure 2.5 Data Structure of Coaxitron Origins (VBI 18th)

A-CP(AHD-Coaxial protocol) 2.8.2

It is an acronym of AHD Coaxial Protocol. This term signifies the interactive communication protocol between Image Signal Processor. As a major feature, A-CP Data located in the 17~20th line. Also Data is 8bit each line.




Figure 2.6 A-CP Active line

A-CP is a pulse width modulated (PWM) That is inserted into video vertical blanking interval. A 1.8us pulse represents a one(1) and a 0.6us pulse represents a zero(0). There is a start bit (always high level), a data bit (low or high level) and a stop bit (always low level).

Refer to Figure 2.7. and Figure 2.8.




Figure 2.7 Description of A-CP One Data Bit




Figure 2.8 Data A-CP Bit Timing

2018.08.06 (REV 0.2) ▼[주]넥스트칩 ■ nextchip

N4 Data sheet




Figure 2.9 Data Structure of Coaxitron Origins (VBI 17th)



Chapter 3 VIDEO OUTPUT INTERFACE

3.1 Digital Output Format

N4 supports a format of standard ITU-R BT.656/1120. Ports of 4 is synchronized by each output clock(VCLK_1~VCLK_4).

3.1.1 ITU-R BT.656/BT.1120 FORMAT

Codes of SAV and EAV are injected into data stream of ITU-R BT.656/1120 to indicate a start and an end of active. Note that a number of pixels for 1H active line are always constant regardless of the actual incoming line length. Therefore, variance of analog input signal is applied to a blank section except codes of EAV and SAV. Figure 3.1 shows data stream of ITU-R BT.656/1120 format. If length of 1H of analog input signals increase or decrease, number of pixel of 'A' increase or decrease.





Figure 3.1 Region of active is constant

3.1.2 ITU-R BT.601 FORMAT

N4 support a standard format of ITU-R BT.601.

BT.601 Interface consists of 4 components, 8bit-Video Data, Video Clock, H-SYNC and V-Sync(Figure 3.2). N4 can output H/V-SYNC through GPO1~8 pin and Support up to AHD 1080@25/30P four channels. BT.601 Interface can be set to the following registers:

(BANK1 0xA8=0x10, 0xA9=0x10, 0xAA=0x10, 0xAB=0x10)





N4 Data sheet

3.1.3 VIDEO OUTPUT TIMING INFORMATION

The N4 output timing is like with SD resolution. But some synchronous signals difference with SD resolution as Field information that does not separated EVEN/ODD field. There is next sentence shown timing diagram point of video output.

3.1.3.1 AHD720P @ 30P/25P, 60P/50P H/V Timing





Figure 3.3 AHD720P@30P/25P, 60P/50P Horizontal Timing Diagram



LINE NUMBER	F	V
1–25 26–745 746–750	0 0	1 0 1

Figure 3.4 AHD720P@30P/25P, 60P/50P Vertical Timing Diagram





3.1.3.2 AHD1080P @ 30P/25P H/V Timing





Figure 3.5 AHD1080P@30P/25P Horizontal Timing Diagram



LINE NUMBER	F	٧
1–41	0	1
42–1121	0	0
1122–1125	0	1

Figure 3.6 AHD1080P@30P/25P Vertical Timing Diagram





3.1.4 DATA OUTPUT ORDER & DIRECTION CONTROL

N4 can change the order of the output pin in the All Output Mode as shown in Table 3.1. (OUT_DATA_x_INV, 0xD0[3:0] Bank1) Furthermore, as Clock and Data pins control direction so may it does nothing with interconnected back-end device and how control related control register as shown in Table 3.2. (VCLK_x_EN, 0xC8~CB[5] Bank1 / VDO_x_EN, 0xC8~CB[4] Bank1)

Table 3.1 Data Output Pin Order Control

Address (Bank1)	state	Data Output of Port X
0xD0[0], OUT_DATA_1_INV	0	VDO_1 [7:0]
OXDO[O], OO1_DATA_1_INV	1	VDO_1 [0:7]
OUDOMA CHT DATA O INIV	0	VDO_2 [7:0]
0xD0[1], OUT_DATA_2_INV	1	VDO_2 [0:7]
OVDO[2] OLIT DATA 2 INIV	0	VDO_3 [7:0]
0xD0[2], OUT_DATA_3_INV	1	VDO_3 [0:7]
OVDO[2] OLIT DATA 4 INIV	0	VDO_4 [7:0]
0xD0[3], OUT_DATA_4_INV	1	VDO_4 [0:7]

Table 3.2 Output Clock and Data Direction Control

Address (Bank1)	state	Data Output of Port X
0xC8[5], VCLK_1_EN	0	HI-Z
OXCO[J], VOLK_I_LIN	1	Output VCLK_1 Enable
0xC9[5], VCLK_2_EN	0	HI-Z
OXO9[J], VOLK_Z_LIV	1	Output VCLK_2 Enable
0xCA[5], VCLK_3_EN	0	HI-Z
OXOA[J], VOLK_J_LIN	1	Output VCLK_3 Enable
0xCB[5], VCLK_4_EN	0	HI-Z
UXCD[5], VOLK_4_EN	1	Output VCLK_4 Enable
0xC8[4], VDO_1_EN	0	HI-Z
0xC0[4], VDO_1_EN	1	Output DATA1 Enable
0xC9[4], VDO_2_EN	0	HI-Z
0xC9[4], VDO_Z_LIN	1	Output DATA2 Enable
0xCA[4], VDO_3_EN	0	HI-Z
UXOA[4], VDO_3_EIV	1	Output DATA3 Enable
0vCP(41 \/DO 4 EN	0	HI-Z
0xCB[4], VDO_4_EN	1	Output DATA4 Enable



3.2 MIPI Output Format

N4 supports 4CH Analog Video Input (CVBS/Analgo HD 1M/2M) to a MIPI Interface compliant with MIPI CSI2 V1.1 SPEC. and D-PHY V1.1 SPEC with 1 clock Lane and 4 data Lanes. The max data rate of MIPI data lane is up to 1.5Gbps with YUV422/YUV420/LegacyYUV420-8bit format. The 4 data lane should be used for 4ch 1920x1080@20/30Hz format and 2 data lane can be used for 4ch 1280x720@25/30Hz format. CSI-2 is a lane-scalable specification. The applications that require more bandwidth that what is provide by one data lane or those trying to avoid high clock rates can expand the data path to two, four lanes and obtain approximately linear increases in the peak bus bandwidth. The data stream is distributed between the lanes. This figure shows an example of a 4-lane transmission.




Figure 3.7 Four Lane Multi-Lane Example

3.2.1 Lane States and Line Levels

Transmitter functions determine the Lane state by driving certain Line Levels. During normal operation either a HS-TX or LP-TX is driving a line. A HS-TX always drives the Lane differentially. The two LP-TX's drive the two Lines of a Lane independently and single-ended. This results in two possible High-Speed Lane states and four possible Low-Power Lane states.




Figure 3.8 Lane Line Levels

Table 3.3 Lane State Decriptions

04-4- 0-4-	Line Volta	ige Levels	High-Speed	Low-l	Low-Power		
State Code	Dp-Line	Dn-Line	Burst Mode	Control Mode	Escape Mode.		
HS-0	HS Low	HS High	Differential-0	N/A, Note 1	N/A, Note 1		
HS-1	HS High	HS Low	Differential-1	N/A, Note 1	N/A, Note 1		
LP-00	LP Low	LP Low	N/A	Bridge	Space		
LP-01	LP Low	LP High	N/A	HS-Rqst	Mark-0		
LP-10	LP High	LP Low	N/A	LP-Rqst	Mark-1		
LP-11	LP High	LP High	N/A	Stop	N/A, Note2		

Note:

- 1. During High-Speed transmission the Low-Power Receivers observe LP-00 on the Lines.
- 2. If LP-11 occurs during Escape mode the Lane returns to Stop state (Control Mode LP-11)

2018.08.06 (REV 0.2) [주]넥스트칩 nextchip

3.2.2 Low-Level Protocol

The Low Level Protocol (LLP) is a byte-oriented, packet-based protocol which supports the transport of arbitrary data using the Short and Long packet format. Two packet structures are defined for the LLP communication: long packets and short packets. For each packet structure, the exit from the low-power state followed by the Start of Transmission(SoT) sequence indicates the start of a packet. The End of Transmission(EoT) sequence followed by the low-power state indicates the end of a packet.

Low LeveL Protocol Features:

- Transport of arbitrary data (payload-independent)
- 8-bit word size
- Support for up to four interleaved virtual channels on the same link
- Special packets for the frame start, frame end information.
- Descriptor for the type, Pixel depth, and format of the application-specific payload data
- 16-bit checksum code for error detection





Figure 3.9 LLP Packet format

In the above figure, PH represents the packet header and PF represents the packet footer.

3.2.3 LLP Long Packet Format

A Long Packet shall consist of three elements: a 32-bit Packet Header(PH), an application specific Data Payload with a variable number of 8-bit data words and a 16-bit Packet Footer(PF). The Packet Header is further composed of three elements: an 8-bit Data Identifier, a 16-bit Word Count field and an 8-bit ECC. The Packet footer has one element, a 16-bt checksum.






3.2.4 LLP Short Packet Format

A Short Packet shall contain only a Packet Header; a Packet Footer shall not be present. The Word Count field in the Packet Header shall be replaced by a Short Packet Data Field.

For Frame Synchronization Data Types the Short Packet Data Field shall be the frame number.



3.2.5 Data Identifier

The Data Identifier byte contains the Virtual Channel Identifier(VC) value and the Data Type (DT) value as illustrated in the Figure 3.12. The Virtual Channel Identifier is contained in the two MS bits of the DATA Identifier Byte. The Data Type value is contained in the six LS bits of the Data Identifiers Byte.




Figure 3.12 Data Identifier Byte





3.2.6 Virtual Channel Identifier Interleaving

The Virtual Channel Identifier allows different data types within a single data stream to be logically separated from each other. Each virtual channel has its own Frame Start and Frame End packet. Therefore, it is possible for different virtual channels to have different frame rates, though the data rate for both channels would remain the same.

Therefore, receivers should be able to de-multiplex different data packets based on the combination of the Virtual Channel Identifier and the Data Type value. For example, data packets containing the same Data Type value but transmitted on different virtual channels are considered to belong to different frames of image data.




Figure 3.13 Interleaved Data Transmission using Virtual Channels.



3.2.7 YUV Image Data

In the below table defines the data type codes for YUV data format.

YUV420 data formats are divided into legacy and non-legacy data formats. The legacy YUV420 data format is for compatibility with existing systems. The non-legacy YUV420 data formats enable lower cost implementations.

Table 3.4 YUV Image Data Types

Data Type	Description
0x18	YUV420 8-bit (support)
0x19	YUV420 10-bit
0x1A	Legacy YUV420 8-bit(support)
0x1B	Reserved
0x1C	YUV420 8-bit(CSPS)
0x1D	YUV420 10-bit(CSPS)
0x1E	YUV422 8-bit(support)
0x1F	YUV422 10-bit

Legacy YUV420 8-bit data transmission is performed by transmitting UYY.../VYY... sequences in odd/even lines. U component is transferred in odd lines (1,3,5...) and V component is transferred in even lines (2,4,6...).

FS		U	Υ	Υ	U	Υ	Υ	 U	Υ	Υ		
		V	Υ	Υ	V	Υ	Υ	 ν	Υ	Υ		
		U	Υ	Υ	U	Υ	Υ	 U	Υ	Υ		
	표	V	Υ	Υ	V	Υ	Υ	 V	Υ	Υ	ÞΕ	
	e,	U	Υ	Υ	U	Υ	Υ	 U	Υ	Υ	_	
	Header	V	Υ	Υ	V	Υ	Υ	 V	Υ	Υ	ooter	
		U	Υ	Υ	U	Υ	Υ	 U	Υ	Υ	ш	
	Packet	V	Υ	Υ	V	Υ	Υ	 ν	Υ	Υ	Packet	
	Рас	J	Υ	Υ	U	Υ	Υ	 U	Υ	Υ	Ра	
		V	Υ	Y	V	Υ	Υ	 ν	Υ	Υ		
		U	Υ	Υ	U	Υ	Υ	 U	Υ	Υ		
		V	Υ	Υ	V	Υ	Υ	 V	Υ	Υ		FE

Figure 3.14 Legacy YUV420 8-bit Frame Format

YUV420 8-bit data transmission is performed by transmitting YYYY.../UYVYUYVY... sequences in odd/even lines.

Only the luminance component(Y) is transferred for odd lines (1,3,5 ...) and both luminance (Y) and chrominance (U and V) components are transferred for even lines (2,4,6 ...). The format for the even lines (UYVY) is identical to the YUV422 8-bit data format.




Figure 3.15 YUV420 8-bit Frame Format

Chapter 4 I2C INTERFACE

I2C interface requires 2 wires, SCL (I2C clock) & SDA (I2C R/W data). **N4** provides special device ID as slave addresses (SA0, SA1). So any combination of 7 bit can be defined as slave address of **N4**. The Figure 4.1 shows read/write protocol of I2C interface. The 1st byte transfers the slave address and read/write information. For write mode, the 2nd byte transfers base register index and the 3rd byte transfers date to be written

For read mode, reading data is transferred during 2nd byte period. The brief I2C interface protocol is shown in Figure 4.2.




Figure 4.2 I2C Slave Address Configuration

Read / Write

Slave Address





Chapter 5 REGISTER DESCRIPTION

5.1 REGISTER ADDRESS

5.1.1 BANK0 Register(0x00~0x1F): VIDEO_Format Control

ADI	DRESS	.1.1 BAN [7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.		
	0x00				-1-				PD_VCH_1	0x10		
	0x01				-1-				PD_VCH_2	0x10		
	0x02				-1-				PD_VCH_3	0x10		
	0x03				-1-				PD_VCH_4	0x10		
	0x04				-1-		en i	MD 1	FD_VCH_4	0x10		
	0x05					SD_MD_1 SD_MD_2			0x00			
	0x06							MD_3		0x00		
Ĺ	0x07							MD_4		0x00		
										0x00		
	0x08							MD_1				
	0x09							MD_2		0x03		
Ļ	0x0A							MD_3		0x03		
	0x0B				•	00	AHD_	MD_4		0x03		
В	0x0C 0x0D				- 0x					0x00 0x00		
A	0x0E		- 0x00 - - 0x00 -									
N	0x0F				- 0x					0x00 0x00		
~	0x10					BSF_MODE_1				0x00		
κ	0x11					BSF_MODE_2	0x00					
o	0x12					BSF_MODE_3	0x00					
	0x13					BSF_MODE_4	0x00					
Ļ	0x14				FLD_INV_1			0x00				
Ļ	0x15				FLD_INV_2		CHID			0x01		
	0x16				FLD_INV_3			_VIN3		0x00		
	0x17				FLD_INV_4					0x01		
	0x18				EX_CBAR_ON			 DET_B_1		0x03		
	0x19				_1 EX_CBAR_ON _2			 DET_B_2		0x03		
	0x1A				EX_CBAR_ON			 DET_B_3		0x03		
	0x1B				EX_CBAR_ON _4			 DET_B_4		0x03		
	0x1C		DATA_OUT	I	4	BGDCOL_1				0x18		
	0x1D		DATA_OUT				0x18					
	0x1E		DATA_OUT				0x18					
	0x1F		DATA_OUT	Γ_MODE_4			BGDO	OL_4		0x18		

5.1.2 BANK0 Register(0x20~0x37) : Y Control

5.1.2 BANK0 Register(0x20~0x37) : Y_Control												
AD	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.		
	0x20				BRIGHT	NESS_1				0x00		
	0x21				BRIGHT	NESS_2				0x00		
	0x22				BRIGHT	NESS_3				0x00		
	0x23				BRIGHT	NESS_4				0×00		
	0x24		CONTRAST_1									
	0x25		CONTRAST_2									
	0x26				CONTR	RAST_3				0x8C		
	0x27				CONTR	RAST_4				0x8C		
	0x28				BLACK_	LEVEL_1		(0x80		
	0x29				BLACK_	LEVEL_2				0x80		
В	0x2A		BLACK_LEVEL_3									
A	0x2B				BLACK_	LEVEL_4				0x80		
N	0x2C		H_SHAR	PNESS_1			V_SHARE	PNESS_1		0x90		
κ	0x2D		H_SHAR	PNESS_2			V_SHARE	PNESS_2		0x90		
0	0x2E		H_SHAR	PNESS_3			V_SHARE	PNESS_3		0x90		
	0x2F		H_SHAR	PNESS_4			V_SHARE	PNESS_4		0x90		
	0x30						Y_PEAK_	MODE_1		0x00		
	0x31						Y_PEAK_	MODE_2		0x00		
	0x32						Y_PEAK_	MODE_3		0x00		
	0x33						Y_PEAK_	MODE_4		0x00		
	0x34						Y_FIR_N	MODE_1		0x00		
	0x35						Y_FIR_N	NODE_2		0x00		
	0x36						Y_FIR_M	MODE_3		0x00		
	0x37						Y_FIR_N	MODE_4		0x00		



5.1.3 BANK0 Register(0x40~0x5F) : C_Control

		5.1.3 BAN	K0 Register(C_COILLOI							
AD	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.		
	0x40				HU	E_1				0xFF		
	0x41				HU	E_ 2				0xFF		
	0x42				HU	E_3				0xFF		
	0x43				HU	E_4				0xFF		
	0x44	U_GAIN_1								0x10		
	0x45				U_G/	AIN_2				0x10		
	0x46				U_G/	AIN_3				0x10		
	0x47		U_GAIN_4									
	0x48				V_GA	MN_1				0x10		
	0x49				V_GA	AIN_2				0x10		
	0x4A				V_GA	AIN_3				0x10		
	0x4B				V_GA	AIN_4				0x10		
В	0x4C				U_OFF	SET_1				0xF6		
Α	0x4D				U_OFF	SET_2				0xF6		
N	0x4E				U_OFF	SET_3				0xF6		
κ	0x4F				U_OFF	SET_4				0xF6		
0	0x50				V_OFF	SET_1				0xF4		
	0x51				V_OFF	SET_2				0xF4		
	0x52				V_OFF	SET_3				0xF4		
	0x53				V_OFF	SET_4				0xF4		
	0x58				SATURA	ATION_1				0x80		
	0x59				SATURA	ATION_2				0x80		
	0x5A				SATURA	ATION_3				0x80		
	0x5B	SATURATION_4								0x80		
	0x5C	PAL_CM_OFF_1			COLOROFF_1		с_кіі	_L_1		0x82		
	0x5D	PAL_CM_OFF_2			COLOROFF_2		с_кіі	_L_2		0x82		
	0x5E	PAL_CM_OFF_3 COLOROFF_3 C_KILL_3							0x82			
	0x5F	PAL_CM_OFF_4			COLOROFF_4		с_кіі	_L_4		0x82		
			L_CM_OFF_4 C_KILL_4									



5.1.4 BANK0 Register(0x60~0x7F) : SYNC_Control

	5	.1.4 BANI	KU Register(UX6U~UX/F)	: SYNC_Contr	OI				
AD	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.
	0x60						Y_DELAY_1			0x10
	0x61						Y_DELAY_2			0x10
	0x62						Y_DELAY_3			0x10
	0x63						Y_DELAY_4			0x10
	0x64		DF_CE	ELAY_1			0x06			
	0x65		DF_CE	ELAY_2				0x06		
	0x66			DELAY_3			DF_YDE			0x06
	0x67			DELAY_4		DF_YDELAY_4				0x06
	0x68				H_DEI	_AY 1		_		0x80
	0x69				H_DEI		0x80			
	0x6A				H_DEI	_				0x80
	0x6B				H_DEI					0x80
	0x6C				HBLK_MSB_1		H_DLY_I	MSB_1		0x00
	0x6D				HBLK_MSB_2		H_DLY_I	MSB_2		0x00
В	0x6E				HBLK_MSB_3		H_DLY_I			0x00
Α	0x6F				HBLK_MSB_4					0x00
N	0x70					V_DELAY_1				0x9E
Κ	0x71				V_DEI					0x9E
0	0x72				V_DEI					0x9E
	0x73					V_DELAY_4				0x9E
	0x74				HBLK_	END_1				0x00
	0x75				HBLK_	END_2				0x00
	0x76				HBLK_	END_3				0x00
	0x77				HBLK_	END_4				0x00
	0x78				VBLK_	END_1				0x22
	0x79				VBLK_	END_2				0x22
	0x7A				VBLK_	END_3				0x22
	0x7B				VBLK_	END_4				0x22
	0x7C	HZOOM_ON_1					ZOOM_I	DTO_1		0x03
	0x7D	HZOOM_ON_2					ZOOM_I	DTO_2		0x03
	0x7E	HZOOM_ON_3					ZOOM_I	рто_з		0x03
	0x7F	HZOOM_ON_4			ZOOM_DTO_4				0x03	



5.1.5 BANK0 Register(0xA4~0xB5) : STATUS

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.
	0xA4				MOTION_1				NOVID_1	Read
	0xA5				MOTION_2				NOVID_2	Read
	0xA6				MOTION_3				NOVID_3	Read
	0xA7				MOTION_4				NOVID_4	Read
В	0xA8								COAX_RX_ DONE_1	Read
Α	0xA9								COAX_RX_ DONE_2	Read
N	0xAA								COAX_RX_ DONE_3	Read
κ	0xAB								COAX_RX_ DONE_4	Read
o	0xB0					NOVID_4B	NOVID_3B	NOVID_2B	NOVID_1B	Read
	0xB1					MOTION_4B	MOTION_3B	MOTION_2B	MOTION_1B	Read
	0xB2					COAX_RX_ DONE_4B	COAX_RX_ DONE_3B	COAX_RX_ DONE_2B	COAX_RX_ DONE_1B	Read
	0xB4	RD_STATE_CLR			STATE_HOLD					0x90
	0xB5				- 0 -	IRQ_INV		IRQ_SEL		0x00



5.1.6 BANK0 Register(0xD0~0xF5) : STATUS

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.
	0xD0								AGC_LOCK_1	Read
	0xD1								AGC_LOCK_2	Read
	0xD2								AGC_LOCK_3	Read
	0xD3								AGC_LOCK_4	Read
	0xD4								CMP_LOCK_1	Read
	0xD5								CMP_LOCK_2	Read
В	0xD6								CMP_LOCK_3	Read
	0xD7								CMP_LOCK_4	Read
<i>A</i>	0xD8								H_LOCK_1	Read
N	0xD9								H_LOCK_2	Read
K	0xDA								H_LOCK_3	Read
0	0xDB								H_LOCK_4	Read
	0xDC								BW_1	Read
	0xDD								BW_2	Read
	0xDE								BW_3	Read
	0xDF								BW_4	Read
	0xF4			Read						
	0xF5		Read							



5.1.7 BANK1 Register(0x97~0xB3) : IP Power Down & MPP

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.
	0x97					CH_RST4	CH_RST3	CH_RST2	CH_RST1	0x0F
В	0x98					PD_DEC4	PD_DEC3	PD_DEC2	PD_DEC1	0x00
	0xA8				MPP_T\$	ST_SEL1				0x00
A	0xA9				MPP_TS	ST_SEL2				0x00
N	0xAA				MPP_T	ST_SEL3				0x00
K	0xAB				MPP_T	ST_SEL4				0x00
1	0xB1		MPP4_DIR MPP3_DIR MPP2_DIR MPP1_DIR							
	0xB3					MPP4_INV	MPP3_INV	MPP2_INV	MPP1_INV	0x00

5.1.8 BANK1 Register(0xC0~0xD0) : OUTPUT PORT

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.
	0xC0	VPORT_1_SEQ2				VPORT_1_SEQ1				0x00
	0xC1	VPORT_1_SEQ4				VPORT_1_SEQ3				0x00
	0xC2	0xC2 VPORT_2_SEQ2 0xC3 VPORT_2_SEQ4 0xC4 VPORT_3_SEQ2 0xC5 VPORT_3_SEQ4 0xC6 VPORT_4_SEQ2				VPORT_2_SEQ1				
	0xC3					VPORT_2_SEQ3				
	0xC4					VPORT_3_SEQ1				
	0xC5					0x22				
В	0xC6					0x33				
A	0xC7	VPORT_4_SEQ4					0x33			
N	0xC8			VCLK_1_EN	VDO_1_EN	VPORT_1_CH_OUT_SEL				0x30
κ	0xC9	VCLK_2_EN VDO_2_EN					VPORT_2_C	0x30		
1	0xCA		VCLK_3_EN VDO_3_EN VPORT_3_CH_OUT_SEL						0x30	
	0xCB	VCLK_4_EN VDO_4_EN			0x30					
	0xCC		VP	ORT_1_OCLK_S	EL	VPORT_1_OCLK _DLY_SEL				0x60
	0xCD	VPORT_2_OCLK_SEL				VPORT_2_OCLK _DLY_SEL				0x60
	0xCE				VPORT_3_OCLK_DLY_SEL				0x60	
	0xCF					0x60				
	0xD0	0xD0 - 0x0 -				OUT_DATA_4 _INV	OUT_DATA_3 _INV	OUT_DATA_2 _INV	OUT_DATA_1 _INV	0x00



5.1.9 BANK2~3 Register(0x00~0x1F / 0x80~0x9F) : COAXIAL CH1~4

	5	5.1.9 BAN	IK2~3 Regist	er(0x00~0x1	F / 0x80~0x9F): COAXIAL	CH1~4				
ADE	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	
	0x00	CH1_BAUD									
	0x02	CH1_PELCO_BAUD									
	0x03	CH1_BL_TXST[7:0]									
	0x04	CH1_BL_TXST[15:8]									
	0x05	CH1_ACT_LEN							0x00		
	0x07	CH1_PELCO_TXST[7:0]									
	0x08	CH1_PELCO_TXST[15:8]									
	0x09				CH1_COAX _SW_RST	CH1_CNT _MODE			CH1_TX_ START	0x00	
	0x0A		CH1_TX_BYTE_LENGTH						0x08		
	0x0B	CH1_PELCO _8BIT	.CO -RESERVED-		CH1_LINE _8BIT	-RESERVED-	CI	CH1_PACKET_MODE		0x06	
	0x0C								CH1_PELCO_ CTEN	0x00	
	0x0D				CH1_BL	HSP[7:0]				0x46	
В	0x0E	CH1_BL_HSP[15:8]									
A	0x0F								CH1_PELCO_ SHOT	0x00	
N	0x10	CH1_TX_DATA_01									
Κ	0x11	CH1_TX_DATA_02									
2	0x12	CH1_TX_DATA_03									
/	0x13	CH1_TX_DATA_04									
3	0x14	CH1_TX_DATA_05									
	0x15	CH1_TX_DATA_06									
	0x16		0xFF								
	0x17		0xFF								
	0x18		0xAA								
	0x19		0x1B								
	0x1A	•		0x00							
	0x1B	CH1_TX_DATA_12									
	0x1C	CH1_TX_DATA_13									
	0x1D	CH1_TX_DATA_14									
	0x1E	CH1_TX_DATA_15								0x00	
	0x1F	CH1_TX_DATA_16									



5.1.10 BANK2~3 Register(0x20~0x5D / 0xA0~0xDD) : COAXIAL CH1~4

ADD	RESS	5.1.10 BA [7]	[6]	[5]	[4]	D): COAXIA [3]	[2]	[1]	[0]	Def.		
0x20		• •	0x00									
	0x21	CH1_PELCO_TXDAT_01 CH1_PELCO_TXDAT_02							0x00			
	0x22	CH1_PELC O_TXDAT_03 CH1_PELCO_TXDAT_04								0x00		
•	0x23									0x00		
	0x2C	CH1_VSO_INV							0x00			
-	0x2D								CH1_HSO_INV	0×00		
	0x2F								CH1_ EVEN_SUM	0x01		
	0x3A								CH1_CLEAN	0x00		
	0x40											
	0x41											
	0x42		CH1_RX_LINE00									
	0x43											
	0x44											
В	0x45											
Α	0x46											
N	0x47		Read									
κ	0x48											
2	0x49											
/	0x4A											
3	0x4B		Read									
	0x4C											
	0x4D											
	0x4E											
	0x50	CH1_PELCO_8_00										
	0x51	•			CH1_PEL	.CO_8_01						
	0x52	CH1_PELCO_8_02 CH1_PELCO_8_03 CH1_PELCO_8_04 CH1_PELCO_8_05										
	0x53									Read		
	0x54											
	0x55											
	0x56	CH1_PELCO_8_06										
	0x57	CH1_PELCO_8_07										
	0x5C								CH1_ RX_DONE	Read		
	0x5D	CH1_RX_COAX_DUTY								Read		



5.1.11 BANK2~3 Register(0x60~0x79 / 0xE0~0xF9) : COAXIAL CH1~4

ADE	DRESS	[7]	[6]	[5]	[4]) : COAXIAL [3]	[2]	[1]	[0]	Def.	
	0x60				CH1_DE	/ICE_ID				0x00	
	0x62				CH1_RX	_AREA				0x00	
	0x63				CH1_DELAY _ON				CH1_COMM_ON	0x00	
	0x64	1			CH1_DEL	AY_CNT	1			0x00	
	0x65								CH1_MSB	0x00	
	0x66	CH1_ A_DUTY_ON			,	-RESERVED-	ı			0x00	
	0x67								CH1_ INT_MODE	0x00	
	0x68	·	CH1_R	XX_SZ						0x00	
	0x69				CH1_M	_DUTY				0x00	
В	0x6A		CH1_RX_START_POSITION								
A	0x6C										
N	0x6D										
κ	0x6E	CH1_RX_LINE_03								Read	
2	0x6F										
/	0x70										
3	0x71										
	0x72										
	0x73				CH1_RX_	LINE_04				Read	
	0x74										
	0x75										
	0x76										
	0x77		CH1_RX_LINE_05								
	0x78										
	0x79	•									
	0x7A										



5.1.12 BANK4 Register(0x00~0x17): MOTION

ADE	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.
	0x00		-RESE	RVED-		CH1_MO	MOTION_PIC -RESERVED- CH1_MOTION_OFF			0x0D
	0x01	CH1_MOD_TSEN								0x60
	0x02	-RESERVED- CH1_MOD_PSEN							0x23	
В	0x07		-RESE	RVED-		CH2_MO	TION_PIC	-RESERVED-	CH2_MOTION_ OFF	0x0D
	0x08	CH2_MOD_TSEN						0x60		
A	0x09	-RESERVED-						ļ	0x23	
N	0x0E		-RESE	RVED-		СН3_МО	TION_PIC	-RESERVED-	CH3_MOTION_ OFF	0x0D
K	0x0F				CH3_MO	D_TSEN				0x60
4	0x10			-RESERVED-				CH3_MOD_PSEN		0x23
	0x15		-RESE	RVED-		CH4_MO	TION_PIC	-RESERVED-	CH4_MOTION_ OFF	0x0D
	0x16				CH4_MOD_TSEN					0x60
	0x17	-RESERVED-						CH4_MOD_PSEN		0x23



5.1.13 BANK20 Register(0x00~0x1C) : ARBITER

ADE	RESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.
	0x00	CH4_ARB_EN	CH3_ARB_EN	CH2_ARB_EN	CH1_ARB_EN	CH4_MEM_EN	CH3_MEM_EN	CH2_MEM_EN	CH1_MEM_EN	0x00
	0x01	CH4_SCA	LE_MODE	CH3_SCA	LE_MODE	MODE CH2_SCALE_MODE CH1_SCALE_MODE				
	0x02	CH4_TEST_ MODE	CH3_TEST_ MODE	CH2_TEST_ MODE	CH1_TEST_ MODE		0x00			
	0x0D		- () -					ARB_32BIT	0x01
	0x0F	MIPI_CH4_V	IDEO_TYPE	MIPI_CH3_V	/IDEO_TYPE	MIPI_CH2_V	IDEO_TYPE	MIPI_CH1_V	/IDEO_TYPE	0x00
В	0x10		CH2_RD_	P_MODE				0x00		
A	0x11		CH4_RD_	P_MODE				0x00		
N	0x12	CH1_RD_PACKET[7:0]								0x00
K	0x13	CH1_RD_PACKET[15:8]								0x00
2	0x14	CH2_RD_PACKET[7:0]								0x00
0	0x15				CH2_RD_PA	ACKET[15:8]				0x00
	0x16				CH3_RD_P	ACKET[7:0]				0x00
	0x17				CH3_RD_PA	ACKET[15:8]				0×00
	0x18				CH4_RD_P	ACKET[7:0]				0x00
	0x19				CH4_RD_PA	ACKET[15:8]				0x00
	0x1B					CH4_EMB_EN	CH3_EMB_EN	CH2_EMB_EN	CH1_EMB_EN	0x00
	0x1C	CH4_EN	IB_ARB	CH3_EM	MB_ARB	CH2_EN	IB_ARB	CH1_EM	/IB_ARB	0x00



5.1.14 BANK20 Register(0x20~0x3B) : ARBITER

	5.1.14 BANK20 Register(0x20~0x3B) : ARBITER									
ADE	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.
	0x20		CH2_RD_	_T_MODE			CH1_RD_	T_MODE		0x00
	0x21		CH4_RD	_T_MODE			CH3_RD_	T_MODE		0x00
	0x22				CH1_RD_LIN	E_TOTAL[7:0]				0x00
	0x23				CH1_RD_LINE	_TOTAL[15:8]				0x00
	0x24				CH2_RD_LIN	E_TOTAL[7:0]				0x00
	0x25				CH2_RD_LINE	_TOTAL[15:8]				0x00
	0x26				CH3_RD_LIN	E_TOTAL[7:0]				0x00
В	0x27				CH3_RD_LINE	_TOTAL[15:8]				0x00
A	0x28		0x00							
N	0x29		0x00							
K	0x30						MIPI_T	_MODE		0x00
2	0x32		0x00							
	0x33				SOF_PE	RIOD[7:0]				0x00
0	0x34				EOF_PER	RIOD[15:8]				0x00
	0x35				EOF_PE	RIOD[7:0]				0x00
	0x36				SOL_PER	RIOD[15:8]		7		0x00
	0x37				SOL_PE	RIOD[7:0]				0x00
	0x38				EOL_PER	RIOD[15:8]				0x00
	0x39			T		RIOD[7:0]				0x00
	0x3A	CH4_HCNT_ ERR	CH3_HCNT_ ERR	CH2_HCNT_ ERR	CH1_HCNT_ ERR	CH4_ARB_NO_ OPT	CH3_ARB_NO_ OPT	CH2_ARB_NO_ OPT	CH1_ARB_NO_ OPT	0x00
	0x3B						switc	н_орт		0x00



5.1.15 BANK20 Register(0x40~0x5F) : ARBITER

ADE	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.
	0x40				ARB_VFC_ STABLE_ RESET_OPT				SW_RST	0x00
	0x41		CH2_CC	DLI_OPT				0x00		
	0x42	CH4_COLI_OPT					снз_сс	DLI_OPT		0x00
	0x43					CH4_COLI _CLR	CH3_COLI _CLR	CH2_COLI _CLR	CH1_COLI _CLR	0x00
	0x44	CH4_RD_FRM _CLR	CH3_RD_FRM _CLR	CH2_RD_FRM _CLR	CH1_RD_FRM _CLR	CH4_WR_FRM _CLR	CH3_WR_FRM _CLR	CH2_WR_FRM _CLR	CH1_WR_FRM _CLR	0x00
	0x50				CH1_WR_FRA	ME_CNT[15:8]				0x00
	0x51		CH1_WR_FRAME_CNT[7:0]							0x00
	0x52	CH1_RD_FRAME_CNT[15:8]							0x00	
В	0x53		CH1_RD_FRAME_CNT[7:0] CH2_WR_FRAME_CNT[15:8]	0x00						
A	0x54				0x00					
N K	0x55	CH2_WR_FRAME_CNT[7:0]							0x00	
2	0x56				CH2_RD_FRA	ME_CNT[15:8]				0x00
0	0x57				CH2_RD_FRA	AME_CNT[7:0]				0x00
	0x58				CH3_WR_FRA	ME_CNT[15:8]		1		0x00
	0x59				CH3_WR_FR	AME_CNT[7:0]				0x00
	0x5A				CH3_RD_FRA	ME_CNT[15:8]				0x00
	0x5B	CH3_RD_FRAME_CNT[7:0] CH4_WR_FRAME_CNT[15:8] CH4_WR_FRAME_CNT[7:0] CH4_RD_FRAME_CNT[15:8]							0x00	
	0x5C								0x00	
	0x5D								0x00	
	0x5E								0x00	
	0x5F		CH4_RD_FRAME_CNT[7:0]							



5.1.16 BANK20 Register(0x60~0x70) : ARBITER

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.
	0x60						СН	1_H_pack_size[1	D:8]	0x00
	0x61		CH1_H_pack_size[7:0]							
	0x62						СН	2_H_pack_size[10	0:8]	0x00
	0x63				CH2_H_pac	ck_size[7:0]			0x00	
В	0x64						СН	3_H_pack_size[10	0:8]	0x00
A	0x65	CH3_H_pack_size[7:0]								0x00
N	0x66						СН	4_H_pack_size[1	0:8]	0x00
κ	0x67				CH4_H_pac	ck_size[7:0]				0x00
2	0x68				CH1_c	oli_cnt				0x00
0	0x69			CH2_coli_cnt						0x00
	0x6A		CH3_coli_cnt						0x00	
	0x6B	CH4_coli_cnt							0x00	
	0x70					CH4_coli_out	CH3_coli_out	CH2_coli_out	CH1_coli_out	0x00



5.1.17 BANK21 Register(0x07~0x1C) : MIPI TX

	5.	1.17 BANI	K21 Register							
ADE	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.
	0x07	MIPI_TX_PHY_ PWR_DOWN	MIP	I_TX_PHY_REF_	SEL	MIPI_TX_LA	NES_ACTIVE	MIPI_TX_SYS_ CORE_RDY	MIPI_TX_ SERIAL_IF_EN	0x00
	0x08	MIPI_TX_ HRES_IN	MII	PI_TX_LP_SLEW	_IN	MIPI_TX_ CONT_TX_CLK	MIPI_TX_ RESTART_EN	MIPI_TX_ STANDBY_EOF	MIPI_TX_ STANDBY_EN	0x00
	0x0A	- 0) -			MIPI_TX_DA	TA_TYPE_UD			0x00
	0x0B				- 0x	c00 -				0x00
	0x0E							MIPI_TX_C	HAN_NUM	0x00
	0x0F				- 0 -			MIPI_TX_ FRAME_CNT_ RST	MIPI_TX_ FRAME_CNT_ EN	0x00
	0x10				0x12					
В	0x11			MIPI_TX_T_HS_PREPARE MIPI_TX_T_HS_TRAIL MIPI_TX_T_HS_EXIT						0x07
A	0x12									0x0A
N	0x13									0x10
K	0x14				MII	PI_TX_T_CLK_ZE	RO			0x29
2	0x15						MIPI_TX_T_C	LK_PREPARE		0x06
	0x16					MIF	PI_TX_T_CLK_TR	AIL		0x0A
	0x17					MIPI_TX_T	_CLK_PRE			0x02
	0x18				0x10					
	0x19				0x08					
	0x1A				0x13					
	0x1B				0x10					
	0x1C					MIPI_TX	T_BGAP			0x0D



5.1.18 BANK21 Register(0x29~0x46) : MIPI TX

	5.	.1.18 BANK21 Regis	ter(0x29~0x46)	: MIPI TX										
ADI	DRESS	[7] [6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.					
	0x29			ODD_MANUAL_	FRAME_CNT[7:0]				0x00					
	0x2A			ODD_MANUAL_F	FRAME_CNT[15:8]	1			0x00					
	0x2B			EVEN_MANUAL_	FRAME_CNT[7:0]	1			0x00					
	0x2C		ı	EVEN_MANUAL_I	FRAME_CNT[15:8	3]			0×00					
	0x2D							-1-	0x01					
	0x2E							MIPI_CH_ID_ TYPE	0×00					
	0x2F							MIPI_BYTE_ CNT_TYPE	0x00					
	0x30			MIPI_TX_LINE_BY	TE_CNT_CH1[7:0)]			0x00					
	0x31		N	MIPI_TX_LINE_BY	TE_CNT_CH1[15:	8]			0x0F					
	0x32		ı	MIPI_TX_LINE_BY	TE_CNT_CH2[7:0	וס			0x00					
В	0x33			0x0F										
Α	0x34	MIPI_TX_LINE_BYTE_CN	TE_CNT_CH3[7:0	וס			0x00							
N	0x35		MIPI_TX_LINE_BYTE_CNT_CH3[15:8]			0x0F								
Κ	0x36		MIPI_TX_LINE_BYTE_CNT_CH4[7:0]					MIPI_TX_LINE_BYTE_CNT_CH4[7:0]						0x00
2	0x37		N	MIPI_TX_LINE_BY	TE_CNT_CH4[15:	8]			0x0F					
1	0x38				MIPI_TX_DAT	A_TYPE_CH1			0x1E					
	0x39				MIPI_TX_DAT	A_TYPE_CH2			0x1E					
	0x3A				MIPI_TX_DAT	A_TYPE_CH3			0x1E					
	0x3B				MIPI_TX_DAT	A_TYPE_CH4			0x1E					
	0x3C	CH4_DATA_TYPE_OPT	CH3_DATA	_TYPE_OPT	CH2_DATA_	_TYPE_OPT	CH1_DATA	_TYPE_OPT	0x00					
	0x3E	0x3E MIP	MIPI_CH2_FRAME_0	ОРТ	MIPI_CH1_		I_CH1_FRAME_OPT		0x00					
	0x3F	•	MIPI_CH4_FRAME_0	ОРТ		MIF	PI_CH3_FRAME_0	OPT	0x00					
	0x44			MIPI_SRC_ CLK_INV			- 0 -	- 0 -	0x00					
	0x45	MIPI_BYTE_ CLK_INV			MIPI_DATA_ CLK_INV		MIPI_DATA	_CLK_SEL	0x02					
	0x46	- 0 -		- 0 -	_			PD_MIPI_CLK	0x00					
			_	1	l	L	L	l						



5.2 Register Description

5.2.1 VIDEO Registers

Registers to Power Down Mode

ADDF	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION		
Bank	Addr	REGISTER NAME	ыю	Default	DESCRIPTION		
	0x00	PD_VCH1					
0	0x01	PD_VCH2	ro.	0×0	Power Down for Channel x : Power Down for Channel x AFE. (Active High, Video AFE Power Down is high)		
U	0x02	PD_VCH3	[0]				
	0x03	PD_VCH4			0 : Normal Operation 1 : Power Down		

Registers to Select SD Mode

ADD	RESS	DECICTED NAME	DITC	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
	0x04	SD_MD_1			\$D_MD
0	0x05	SD_MD_2	[3:0]	000	: SD Mode Selection.
	0x06	SD_MD_3	[3.0]	0x00	0: Default E: SD NTSC MODE F: SD PAL MODE
	0x07	SD_MD_4			Etc.: Don't use

Registers to Select AHD Mode

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION				
Bank	Addr	REGISTER NAME	ыіз	Default	DEGORIF HON				
	0x08	AHD_MD_1			AHD_MD_x				
	0x09	AHD_MD_2	[3:0]		: AHD Mode Selection.				
0	0x0A	AHD_MD_3		[3:0]	0x03	0: SD Mode 3: 1080 25P MODE 4: 720 60P MODE			
	0x0B	AHD_MD_4			5: 720 50P MODE C: 720 30P MODE D: 720 25P MODE Etc.: Don't use				

Registers to Control Comb Filter

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	Default	DESCRIPTION
	0x10	BSF_MODE_1			BSF_MODE_x: Selects the filter to make primary separation of the brightness and color signals.
	0x11	BSF_MODE_2	[6:0] 0x00	000	(x = channel 1-4)
0	0x12	BSF_MODE_3		UXUU	00: AHD MODE A0: SD MODE
	0x13	BSF_MODE_4			DD: PAL MODE 60: Manual MODE



Registers to Control Field Polarity

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	Default	DESCRIPTION
	0x14	FLD_INV_4	[7]		FLD_INV_x : Field Polarity Control (x = channel 1~4)
0	0x15	FLD_INV_3	[6]	0	
	0x16	FLD_INV_2	[5]		0 : not Inversion 1 : Inversion
	0x17	FLD_INV_1	[4]		

Registers to Control Channel ID

ADD	ADDRESS	REGISTER NAME	BITS	DESCRIPTION	
Bank	Addr	REGISTER NAME	ыз	Default	DESCRIPTION
	0x14	CHID_VIN1	. [3:0]	0x00	
0	0x15	CHID_VIN2		0x01	CHID_VIN_x : Register to put CHANNEL ID to distinguish channel. (0x0~0xF)
U	0x16	CHID_VIN3		0x00	(x = channel 1~4)
	0x17	CHID_VIN4		0x01	

Registers to Control TEST

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	Default	DESCRIPTION
	0x18	EX_CBAR_ON_1		0x0	EX_CBAR_ON
0	0x19	EX_CBAR_ON_2	[4]		: When No Video , External Color Bar On/Off Control
U	0x1A	EX_CBAR_ON_3			0 : External Color Bar Off 1 : External Color Bar On
	0x1B	EX_CBAR_ON_4			1. 2. 2

Registers to Control Sync Detection

ADD	RESS	DECICIED NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME		Default	DESCRIPTION
	0x18	NOVID_DET_B_1		oj 0x3	NOVID_DET_B_x (x = channel 1~4): Select Condition for No video detection, High Active.
0	0x19	NOVID_DET_B_2	[3:0]		If the input video is not detected sync, decision to NO Video I: If width of detected sync is narrower than video standard, decision to NO Video
U	0x1A	NOVID_DET_B_3			
	0x1B	NOVID_DET_B_4			2: If Vertical sync don't exist, decision to NO Video 3: If the CLAMP is not stable, decision to NO Video



Registers to Control Data Out Mode

ADD	RESS	DECISTED NAME	DITC	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
	0x1C	DATA_OUT_MODE_1			DATA_OUT_MODE_x : It limits a level of output data, can change signals of Cb and Cr each. (x = channel 1~4)
	0x1D	DATA_OUT_MODE_2	F7. 41	9.4	0000 : Y(016~235), Cb(016~240), Cr(016~240) 0001 : Y(001~254), Cb(001~254), Cr(001~254)
0	0x1E	DATA_OUT_MODE_3	[7:4] 0x1	0010 : Y(000~255), Cb(000~255), Cr(000~255) 0011 : Cb / Cr Change, 016~235 0100 : Cb / Cr Change, 001~254 0101 : Cb / Cr Kill, 016~235	
	0x1F	DATA_OUT_MODE_4			0101 : Cb / Cr Kill, 016~235 0110 : Cb / Cr Kill, 001~254 Others : Background color output

Registers to Control Back Ground Color

	RESS	DECICIED NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	виз	Default	DESCRIPTION
	0x1C	BGDCOL_1			BGDCOL_x : When No-Video, Background Color is used. (x = channel 1~4) 0000 : Blue 0001 : White (75%)
0	0x1D	BGDCOL_2	[3:0]	0×8	0010 : Yellow 0011 : Cyan 0100 : Green 0101 : Magenta 0110 : Red
v	0x1E	BGDCOL_3	[5.0]	•	0111 : Blue 1000 : Black 1001 : Gray 1010 : Red (NEXTCHIP') 1011 : Yellow (NEXTCHIP') 1100 : Magenta (NEXTCHIP')
	0x1F	BGDCOL_4			1101 : Green (NEXTCHIP') 1110 : Blue (NEXTCHIP') 1111 : Cyan (NEXTCHIP') * These color information is exactly same as controllers provided by NEXTCHIP



Registers to Control Luminance

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	Default	DESCRIPTION
	0x20	BRIGHTNESS_1		0x00	BRIGHTNESS_x: Brightness control; DC level of the Luma signal is adjustable up to - 128 ~ +127. BRIGHTNESS consists of 2's Complements.
0	0x21	BRIGHTNESS_2	[7:0]		(x = channel 1~4)
U	0x22	BRIGHTNESS_3	[7.0]		00000001 : +1
	0x23	BRIGHTNESS_4			10000000 : -128

Registers to Control Contrast

ADD	DRESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	5113	Default	DESCRIPTION
	0x24	CONTRAST_1			CONTRAST_x: Contrast control, Gain level of the Luma signal is adjustable up to x2. MSB represents an integral number while the rest the decimal fraction.
0	0x25 CONTRAST_2	[7·01	0x8C	(x = channel 1~4)	
· ·	0x26	CONTRAST_3	[7:0]	0,00	00000000 : ≒ x 0
	0x27	CONTRAST_4			10000000 : ≒ x 1 11111111 : ≒ x 2

Registers to Control Black Level

ADD	ADDRESS	DECISTED NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	Default	DESCRIPTION
	0x28	BLACK_LEVEL_1			
0	0x29 BLACK_LEVEL_2 BLACK_LEVEL	BLACK_LEVEL : This represents the value, which is to be subtracted from Y that has			
U	0x2A	BLACK_LEVEL_3	[7:0]	0x80	passed the Comb Filter in order to remove Sync.
	0x2B	BLACK_LEVEL_4			

Registers to Control Sharpness

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	10	Default	DESCRIPTION
	0x2C	H_SHARPNESS_1			H_SHARPNESS_x : Selects the H_Sharpness Value to calculate the brightness information. It consists of four bits in total. MSB represents an integral number while the
	0x2D	H_SHARPNESS_2	[7:4]	0x90	rest the decimal fraction. (x = channel 1~4)
	0x2E	H_SHARPNESS_3			0000 : x0 0100 : x0.5
0	0x2F	H_SHARPNESS_4			1000 : x1 1111 : x2
U	0x2C	V_SHARPNESS_1			V_SHARPNESS_x : Selects the V_Sharpness Value to calculate the brightness information. It consists of four bits in total. MSB represents an integral number while the
	0x2D V_SHARPNESS_2	V_SHARPNESS_2	13-01		rest the decimal fraction. (x = channel 1~4)
	0x2E	V_SHARPNESS_3	[3:0]		0000 : x1
	0x2F	V_SHARPNESS_4			1000 : x3 1111 :x4



Registers to Control Peaking Filter

ADD	ADDRESS	REGISTER NAME	BITS VALUE Default	DESCRIPTION	
Bank	Addr	REGISTER NAME		Default	DESCRIPTION
	0x30	Y_PEAK_MODE_1			Y_PEAK_MODE_x: Y Peaking Filter control (x = channel 1~4)
0	0x31	Y_PEAK_MODE_2	[3:0]		
U	0x32 Y_PEAK_MODE_3	[3:0]	oxos .	0000 : 0dB	
	0x33	Y_PEAK_MODE_4			0100 ~ 1111 : Don't use

Registers to Control Low Pass Filter

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	Default	DESCRIPTION
	0x34	Y_FIR_MODE_1	[3:0]		Y_FIR_MODE_x: Y Low Pass Filter control (x = channel 1~4)
0	0x35	Y_FIR_MODE_2	[3:0]	0x00	0000 : bypass 0001 : 6MHz
U	0x36	Y_FIR_MODE_3	[3:0]		0010 : 6.5MHz 0011 : 7MHz 0011 : 7MHz
	0x37	Y_FIR_MODE_4	[3:0]		0100 : 7.5MHz





Registers to Control Chrominance

	RESS	s to Control Chrominance		VALUE	
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
	0x40 0x41	HUE_1 HUE_2		200000	HUE_x : Color HUE Control Value (360°/256 per HUE Value 1 unit) (x = channel 1~4)
	0x42	HUE_3	[7:0]	0xFF	00000000 : 0°
	0x43	HUE_4			10000000 : 180°
	0x44	U_GAIN_1			U_GAIN_x : U Gain Value (Adjustable up to x2)
	0x45	U_GAIN_2	[7:0]	0x10	(x = channel 1~4)
	0x46	U_GAIN_3			00000000 : x0
	0x47	U_GAIN_4			11000000 : x1.5
	0x48	V_GAIN_1	-		V_GAIN_x : V Gain Value (Adjustable up to x2)
	0x49	V_GAIN_2	[7:0]	0x10	(x = channel 1~4)
	0x4A	V_GAIN_3			00000000 : x0
0	0x4B	V_GAIN_4			11000000 : x1.5
	0x4C	U_OFFSET_1		7:0] 0xF6	U_OFFSET_x : U offset value is adjustable up to ± 7. U offset consists of 2's complements.
	0x4D	U_OFFSET_2	[7:0]		(x = channel 1~4)
	0x4E	U_OFFSET_3	-		0001 : +1
	0x4F	U_OFFSET_4			10000
	0x50	V_OFFSET_1			V_OFFSET_x : V offset value is adjustable up to ± 7. V offset consists of 2's complements.
	0x51	V_OFFSET_2	[7:0]	0xF4	(x = channel 1~4)
	0x52	V_OFFSET_3			0001 : +1
	0x53	V_OFFSET_4		T	11111
	0x58	SATURATION_1			SATURATION_x : Color Gain Value (Adjustable up to x2) (x = channel 1~4)
	0x59	SATURATION_2	[7:0]	0x80	. Color Sum raids (rajustable up to AZ) (x = Glamor (4)
	0x5A	SATURATION_3	-		00000000 : x0
	0x5B	SATURATION_4			



Registers to Control Chrominance

	RESS	REGISTER NAME	BITS	VALUE	
Bank	Addr			Default	DESCRIPTION
	0x5C	PAL_CM_OFF_1			PAL_CM_OFF_x (x = channel 1~4)
	0x5D	PAL_CM_OFF_2	[7]	0x1	: PAL Compensation On/Off.
	0x5E	PAL_CM_OFF_3	[,1	OA1	0 : PAL Compensation applied when SD PAL Mode,
	0x5F	PAL_CM_OFF_4			1 : PAL Compensation not applied when SD NTSC or AHD Mode.
	0x5C	COLOROFF_1			COLOROFF_x (x = channel 1~4)
	0x5D	COLOROFF_2	[4]	0x0	: COLOR OFF
	0x5E	COLOROFF_3	.,		0 : Color ON 1 : Color OFF
0	0x5F	COLOROFF_4			
	0x5C	C_KILL_1			C_KILL_x[3] (x = channel 1~4) : Select to Color kill mode 0: Not Y/C separation
	0x5D	C_KILL_2			1 : Color kill after Y/C separation C_KILL_x[2:0] (x = channel 1~4) : color kill control. 000 : Burst Amplitude 10% Under & FSC Unlock
	0x5E	C_KILL_3	[3:0]		001 : Burst Amplitude 5% Under & FSC Unlock 010 : Burst Amplitude 10 % Under 011 : Burst Amplitude 5% Under 100 : Always color on
	0x5F	C_KILL_4			101 : Always color on. 110 : Always color off 111 : Always color off



Registers to Control Y_DELAY

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	Default	DESCRIPTION
	0x60	Y_DELAY_1	- [4:0]	14:01 0v40	
0	0x61	Y_DELAY_2			Y_DELAY_ON_x (x = channel 1~4) : Y DELAY Control, controllable between 0x00 ~ 0x1F.
U	0x62	Y_DELAY_3			
	0x63	Y_DELAY_4			

Registers to Control Y/C DELAY

	Registers to Control 17C DELAT								
ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION				
Bank	Addr	REGISTER NAME	ыз	Default	DESCRIPTION				
	0x64	DF_YDELAY_1		- 0x06					
	0x65	DF_YDELAY_2	[3:0]		DF_YDELAY_x (x = channel 1~4) : Y(Luminance) delay can be controlled between 0x0 ~ 0xF.				
	0x66	DF_YDELAY_3							
0	0x67	DF_YDELAY_4							
· ·	0x64	DF_CDELAY_4	F7. 41		DF_CDELAY_x (x = channel 1~4)				
	0x65	DF_CDELAY_3							
	0x66	DF_CDELAY_2	[7:4]		: C(Chrominance) delay can be controlled between 0x0 ~ 0xF.				
	0x67	DF_CDELAY_1							

Registers to Control Video Output Horizontal Timing

ADD	RESS	DECICTED NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	Bito	Default	DESCRIPTION
	0x68	H_DELAY_1			H_DELAY_x : Register to determine the Horizontal start position of output image to Hsync extracted in
	0x69	H_DELAY_2	[7:0]	0x80	
	0x6A	H_DELAY_3	[7.0]	0,00	analog input signal. (x = channel 1~4)
	0x6B	H_DELAY_4			
	0x6C	H_DLY_MSB_1			
	0x6D	H_DLY_MSB_2	[3:0]	0x0	HDLY_MSBS_0x : H_DELAY MSB Register
	0x6E	H_DLY_MSB_3	[3.0]		
0	0x6F	H_DLY_MSB_4			
	0x6C	HBLK_MSB_1		0	HBLK_MSB_x (x = channel number) : Register to control Width of Horizontal Blanking, If user increments or decrements the value of this register, then the Active region is changed. HBLK_MSB_x is MSB Bit of Bank0 0x60~63.
	0x6D	HBLK_MSB_2	[4]		
	0x6E	HBLK_MSB_3			
	0x6F	HBLK_MSB_4			
	0x74	HBLK_END_1			
	0x75	HBLK_END_2	[7:0]	0x00	HBLK_END_x (x = channel number) : Register to control Width of Horizontal Blanking, If user increments or decrements the
	0x76	HBLK_END_3	[,.0]	0,00	value of this register, then the Active region is changed.
	0x77	HBLK_END_4			



Registers to Control Video Output Vertical Timing

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION		
Bank	Addr	REGISTER NAME	ыіз	Default	DESCRIPTION		
	0x70	V_DELAY_1		V_DELAY_x[7:6] : Select to vblk_str_fld (x = channel 1~4) 00: evenfld 01: levenfld 10: 0 11: 1 V_DELAY_x[5] : V_DELAY_x[4:0] Control Enable (x = channel 1~4) V_DELAY_x[4:0] (When V_DELAY_x[5] = 1) : Register to determine the Vertical start position of output image to Vsync extra analog input signal. (x = channel 1~4)	: Select to vblk_str_fld (x = channel 1~4)		
	0x71	V_DELAY_2	[7:0]			V_DELAY_x[5]	V_DELAY_x[5]
	0x72	V_DELAY_3	[1.0]		V_DELAY_x[4:0] (When V_DELAY_x[5] = 1)		
0	0x73	V_DELAY_4					
· ·	0x78	VBLK_END_1		0x22	VBLK_END_x[7:6] : Select to vblk_end_fld (x = channel 1~4) 00: evenfld		
	0x79	VBLK_END_2	[7:0]		VBLK_END_x[5] : VBLK_END_x[4:0] Control Enable		
	0x7A	VBLK_END_3			(x = channel 1~4) VBLK_END_x[4:0] (When VBLK_END_x[5] = 1)		
	0x7B	VBLK_END_4			: Register to control Width of Vertical Blanking. If user increments or decrements the value of this register, then the Active region is changed. (x = channel 1~4)		

Registers to Control Horizontal ZOOM

ADD	RESS	DECICTED NAME	DITO	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
	0x7C	HZOOM_ON_1		0	
	0x7D	HZOOM_ON_2	[7]		HZOOM_ON_x (x = channel number) : This Register can be turned on or off Horizontal ZOOM. 0: ZOOM OFF 1: ZOOM ON
	0x7E	HZOOM_ON_3			
0	0x7F	HZOOM_ON_4			
· ·	0x7C	ZOOM_DTO_1	[3:0]		ZOOM_DTO_x (x = channel 1~4)
	0x7D	ZOOM_DTO_2			
	0x7E	ZOOM_DTO_3	[0.0]	500	: H_ZOOM Area setting
	0x7F	ZOOM_DTO_4			



Registers to Status Registers (Read Only)

ADD	RESS	DECICIED NAME		VALUE	DESCRIPTION	
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION	
	0xA4	NOVID_1			NOVID_0x	NOVID_0x : Each Channel Video Decoder No Video detection Status.
	0xA5	NOVID_2	F41		(x = Channel number)	
	0xA6	NOVID_3	[4]		0 : On Video 1 : No Video	
0	0xA7	NOVID_4				
	0xA4	MOTION_1		Read	MOTION_0x	
	0xA5	MOTION_2	[0]		: Each Channel Motion detection Status (x = Channel number)	
	0xA6	MOTION_3	ίο]		0 : No MOTION 1 : On MOTION	
	0xA7	MOTION_4			7 . Silmonon	

Registers to Status Registers (Read Only)

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME		Default	DESCRIPTION
	0xA8	COAX_RX_DONE_1			COAX_RX_DONE_x
0	0xA9	0xA9 COAX_RX_DONE_2	: COAXIAL_RX_Detecting Status (x = channel number)		
·	0xAA	COAX_RX_DONE_3	[0]		0 : No Detecting 1 : COAXIAL RX Detecting
	0xAB	COAX_RX_DONE_4			I . COMMIL_IN_Detecting

Registers to Status Registers (Read Only)

	RESS	DECICIED NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	Default	DESCRIPTION
		NOVID_1B	[0]		NOVID_0xB
	0xB0	NOVID_2B	[1]		: Each Channel Video Decoder No Video detection Status with HOLD option (x = Channel number)
		NOVID_3B	[2]		0 : On Video 1 : No Video
		NOVID_4B	[3]		1 . No video
	0xB1	MOTION_1B	[0]	Read	MOTION_0xB
0		MOTION_2B	[1]		: Each Channel Motion detection Status with HOLD option (x = Channel number)
		MOTION_3B	[2]		0 : No MOTION 1 : On MOTION
		MOTION_4B	[3]		• . No Morion
		COAX_RX_DONE_1B	[0]		COAX_RX_DONE_B : COAXIAL_RX_Detecting Status with HOLD option (x = channel number)
	0xB2	COAX_RX_DONE_2B	[1]		
		COAX_RX_DONE_3B	[2]		0 : No Detecting
		COAX_RX_DONE_4B	[3]		1 : COAXIAL_RX_Detecting



Registers to Interrupt clear for Status Registers

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	Default	DESCRIPTION
		RD_STATE_CLR	[7]		RD_STATE_CLR : Interrupt clear condition selection 0 : Interrupt clear when BANK0, 0xB2 Addr Register Read 1 : Interrupt clear when BANK0, 0xA8~0xAB / B2 Addr Register Read
0	0xB4	STATE_HOLD	[4]	9 0x90	STATE_HOLD : Interrupt Hold condition selection 0 : No Hold Option, State is Real Time update. 1 : Hold Option operation. State is Hold until cleared

Registers to Control IRQ

ADI	DRESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	Default	DESCRIPTION
		IRQ_INV	[3]		IRQ_INV : IRQ pin output signal inversion 0 : Not Inversion 1 : Inversion
0	0xB5	IRQ_SEL	[2:0]	0x00	IRQ_SEL : Select IRQ pin output signals selection 0 : 0 (Zero) 1 : interrupt request by the No video detection 3 : interrupt request by the Motion detection Others : BNCO



Registers to Show Locking Status (Read Only)

	RESS	DECICED NAME		VALUE	DECODINE
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
	0xD0	AGC_LOCK_1		Read	AGC_LOCK_X
	0xD1	AGC_LOCK_2	[0]		: Video AGC Locking Status (x = channel number)
	0xD2	AGC_LOCK_3		Read	0 : No Locking
	0xD3	AGC_LOCK_4			1 : Locking
	0xD4	CMP_LOCK_1			CMP_LOCK_x
	0xD5	CMP_LOCK_2	[0]	Read	: Video CLAMP Locking status (x = channel number)
	0xD6	CMP_LOCK_3	[0]		0 : No Locking 1 : Locking H_LOCK_x : Video Horizontal Locking status (x = channel number)
	0xD7	CMP_LOCK_4			
0	0xD8	H_LOCK_1			
	0xD9	H_LOCK_2	[0]	Read	
	0xDA	H_LOCK_3	[9]		0 : No Locking
	0xDB	H_LOCK_4			1 : Locking
	0xDC	BW_1			BW_x
	0xDD	BW_2	[0]	Read	: Black and White Detection status (x = channel number)
	0xDE	BW_3	[-,		0 : Color Mode
	0xDF	BW_4			1 : B/W Mode

Registers to Show Chip Status (Read Only)

ADD	DRESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	סוום	Default	DESCRIPTION
	0xF4	DEV_ID	[7:0]	Read	DEV_ID : It shows Device ID (N4 = 0xB0)
0	0xF5	REV_ID	[7:0]	Read	REV_ID : It shows Revision ID (0x00)



5.2.2 PD and MPP Registers

Registers to Control Each Channel Reset

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	Default	DESCRIPTION
		CH_RST_4	[3]		CH_RST_x : Each Video Channel Reset (x = channel number)
	0x97	CH_RST_3	[2]	0x0F	
	0.037	CH_RST_2	[1]		0 : Channel_x Reset 1 : Channel x On
		CH_RST_1	[0]		Siding_x on

• Registers to Control CLK Power Down

ADD	RESS	DECISTED NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	Default	DESCRIPTION
		PD_DEC_4	[3]		PD_DEC_x : Each Decoder Clock Power Down (x = channel number)
4	0x98	PD_DEC_3	[2]	0x00	
•	0.296	PD_DEC_2	[1]	0.00	0 : Decoder Clock Power On
		PD_DEC_1	[0]		1 : Decoder Clock Power Off

• Registers to Control MPP

	RESS	rs to Control MPP		VALUE	
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
	0xA8	MPP_TST_SEL1	[7:0]	0x00	MPP_TST_SEL1[3:0] : Coaxial Output select though MPP1 pin 0 : Coaxial_Ch1 Out
	0xA9	MPP_TST_SEL2	[7:0]	0x00	MPP_TST_SEL2[3:0] : Coaxial Output select though MPP2 pin 0 : Coaxial_Ch2 Out
1	0xAA	MPP_TST_SEL3	[7:0]	0x00	MPP_TST_SEL3[3:0] : Coaxial Output select though MPP3 pin 0 : Coaxial_Ch3 Out
	0xAB	MPP_TST_SEL4	[7:0]	0x00	MPP_TST_SEL4[3:0] : Coaxial Output select though MPP4 pin 0 : Coaxial_Ch4 Out



• Registers to Control MPP

	RESS	DECICTED NAME	DITO	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
		MPP1_DIR	[0]		MPPx_DIR
	0xB1	MPP2_DIR	[1]	0x00	: MPPx pin direction control (x = MPP pin number)
	OND.	MPP3_DIR	[2]	0x00	Output Direction Input Direction
1		MPP4_DIR	[3]		
·		MPP1_INV	[0]		MPPx_INV
	0xB3	MPP2_INV	[1]		
	OM20	MPP3_INV	[2]		: MPPx pin output signal inversion (x = MPP pin number)
		MPP4_INV	[3]		



5.2.3 Video Output Control Registers

• Registers to Select Video Output

	RESS	DECISTED NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	Default	DESCRIPTION
	0xC0	VPORT1_SEQ1	[3:0]		VPORTx_SEQy
		VPORT1_SEQ2	[7:4]	0x00	: Select the type of output video signal through each video output port (x = VDO output port number, y= channel count for 1 port)
	0xC1	VPORT1_SEQ3	[3:0]		
	OXO1	VPORT1_SEQ4	[7:4]		Normal Display of Channel 1 Normal Display of Channel 2
	0xC2	VPORT2_SEQ1	[3:0]		2 : Nomal Display of Channel 3
	OXOL	VPORT2_SEQ2	[7:4]	0x11	3 : Normal Display of Channel 4
	0xC3	VPORT2_SEQ3	[3:0]	OX11	4 : Only Y Display of Channel 1
	0.03	VPORT2_SEQ4	[7:4]		5 : Only Y Display of Channel 26 : Only Y Display of Channel 3
1	0xC4	VPORT3_SEQ1	[3:0]		7 : Only Y Display of Channel 4
	0,04	VPORT3_SEQ2	[7:4]	0x22	8 : H_Half Display of Channel 1
	0xC5	VPORT3_SEQ3	[3:0]	UXZZ	9 : H_Half Display of Channel 2
	UXCS	VPORT3_SEQ4	[7:4]		A : H_Half Display of Channel 3 B : H Half Display of Channel 4
	0xC6	VPORT4_SEQ1	[3:0]		C : Only C Display of Channel 1
	UXCB	VPORT4_SEQ2	[7:4]	0x33	D : Only C Display of Channel 2
	0xC7	VPORT4_SEQ3	[3:0]		E : Only C Display of Channel 3
	UXC/	VPORT4_SEQ4	[7:4]		F : Only C Display of Channel 4

Registers to Select Video Output

	rtegiste	is to select video Output			
ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	Default	DESCRIPTION
	0xC8	VPORT_1_CH_OUT_SEL	1		
1	0xC9 VPORT_2_CH_OUT_SEL [3:0]		VPORT_x_CH_OUT_SEL : Select the output form of the data generated in case that the system is not set at No Video. (x = VDO output port number)		
	0xCA	VPORT_3_CH_OUT_SEL		0 : 1-Port 1CH data 2 : 1-Port 2CH time-mixed data 8 : 1-Port 4CH time-mixed data Etc.: Don't use	
	0xCB	VPORT_4_CH_OUT_SEL			



Registers to Control Video Output Port Enable

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	Default	DESCRIPTION
	0xC8	VCLK_1_EN			VCLK_x_EN
	0xC9	VCLK_2_EN	[5]		: Video Output Port_x CLK Enable (x = VDO output port number)
	0xCA	VCLK_3_EN	[5]	0x3	0 : Disable 1 : Enable
1	0xCB	VCLK_4_EN			U . Disable I . Lilable
•	0xC8	VDO_1_EN			VDO_x_EN
	0xC9	VDO_2_EN	[4]		: Video Output Port_x VDO Enable (x = VDO output port number)
	0xCA	VDO_3_EN			0 : Disable 1 : Enable
	0xCB	VDO_4_EN			V . Disable

• Registers to Control Data

ADDI	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	Default	DESCRIPTION
		OUT_DATA_4_INV	[3]	- 0x00	VDO_INV_x : It sorts output video data inversely.
	0xD0	OUT_DATA_3_INV	[2]		(0: [7:0], 1: [0:7]) OUT_DATA_1_INV: VDO_1 Port output order control OUT_DATA_2_INV: VDO_2 Port output order control
•	UXDU		[1]		
		OUT_DATA_1_INV	[0]		OUT_DATA_3_INV: VDO_3 Port output order control OUT_DATA_4_INV: VDO_4 Port output order control

• Registers to Select Video Output Clock

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	Default	DESCRIPTION
	0xCC	VPORT_1_OCLK_SEL			
	0xCD	VPORT_2_OCLK_SEL	[6:4]		VPORT_x_OCLK_SEL : Select clock frequency and phase of each port. (x = Port number)
		VPORT_3_OCLK_SEL			0-3 : PLL divided by 4 with phase#1~4 (37.125Mhz) 4-5 : PLL divided by 2 with phase#1~2 (74.25Mhz) 6-7 : PLL clk with phase#1~2(148Mhz)
1	0xCF	VPORT_4_OCLK_SEL		0x60	
	0xCC	VPORT_1_OCLK_DLY_SEL	[3:0]		VPORT_x_OCLK_DLY_SEL
	0xCD	VPORT_2_OCLK_DLY_SEL		73-01	: Delay the output clock in the unit of ≒ (VCLK / 16) ns. Can be delayed up (x = Port number)
	0xCE	VPORT_3_OCLK_DLY_SEL			0 : ≒ (VCLK / 16) * 0 ns. 4 : ≒ (VCLK / 16) * 4 ns
	0xCF	VPORT_4_OCLK_DLY_SEL			# Delay value = (VCLK / 16) * DLY_SEL Value ns



5.2.4 COAXIAL Registers

- CH1 Coaxial Register : Bank2 0x00~0x7F - CH2 Coaxial Register : Bank2 0x80~0xFF - CH3 Coaxial Register : Bank3 0x00~0x7F - CH4 Coaxial Register : Bank3 0x80~0xFF

Registers to Control Baud Rate

ADD	RESS	DEGIGTED WANT	DITO	VALUE	DECORPORA
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
2~3	0x00 / 08x0	CHx_BAUD	[7:0]	0x37	CHx_BAUD (x = Channel Number) : A-CP TX Baud Rate
2-3	0x02 / 0x82	CHx_PELCO_BAUD	[]	0x1B	CHx_PELCO_BAUD (x = Channel Number) : PELCO TX Baud Rate
		Coaxial protocol 1H Line			CVBS

• Registers to Control Start Point of VBI(Vertical Blank Interval)

	DRESS	DECICTED NAME		VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
	0x04 / 0x84	CHx_BL_TXST[15:8]	[7:0]	0x00	CHx_BL_TXST (x = Channel Number)
	0x03 / CHx_BL_TXST[7:0] 0x05	0x05	: A-CP Protocol TX start Line in VBI		
2~3	0x05 / 0x85	CHx_ACT_LEN	[3:0]	0x00	CHx_ACT_LEN (x = Channel Number) : A-CP Line number
	0x08 / 0x88	CHx_PELCO_TXST [15:8]	[7:0]	0x00	CHx_PELCO_TXST (x = Channel Number)
	0x07 / 0x87	CHx_PELCO_TXST [7:0]	[7.0]		: PELCO Protocol TX Start Line in VBI
	Coa	ixial protocol Active Start Point of VBI(Vertica	al Blank Ir	iterval)	BIL, ST Line 11 Line 12 Line 13 Line 14 Line 15 Line 16 Line 17



Registers to Control Coaxial Protocol

	RESS	s to Control Coaxial Protocol		VALUE	
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
		CHx_COAX_SW_RST	[4]		CHx_COAX_SW_RST (x = Channel Number) : Coaxial Software Reset
	0x09 / 0x89	CHx_CNT_MODE	[3]	0x00	CHx_CNT_MODE (x = Channel Number) : A-CP Protocol Enable Signal
		CHx_TX_START	[0]		CHx_TX_START (x = Channel Number) : A-CP Protocol Enable Signal
	0x0A / 0x8A	CHx_TX_BYTE_LENGTH	[4:0]	0x08	CHx_TX_BYTE_LENGTH (x = Channel Number) : Transmission amount In A-CP Protocol
		CHx_PELCO_8BIT	[7]		CHx_PELCO_8BIT (x = Channel Number) : Pelco Protocol 8Bit mode Selection 0 : Pelco Protocol Exp mode 1 : Pelco Protocol 8bit mode
2~3	0x0B / 0x8B	CHx_LINE_8BIT	[4]	0x06	CHx_LINE_8BIT (x = Channel Number) : A-CP Protocol Origin Mode Selection 0 : Pelco Protocol Mode 1 : A-CP Protocol Origin Mode
		CHx_PACKET_MODE	[2:0]		CHx_PACKET_MODE (x = Channel Number) : Coaxial Protocol Type 2 : Pelco Protocol Origin Mode 4 : Pelco Protocol Exp mode(Pelco_32bit Mode) Others : Manual
	0x0C / 0x8C	CHx_PELCO_CTEN	[0]	0x00	CHx_PELCO_CTEN (x = Channel Number) : PELCO Protocol Enable Bit (Active High)
	0x0E / 0x8E	CHx_BL_HSP [15:7]	17.0	0x00	CHx_BL_HSP (x = Channel Number)
	0x0D / 0x8D	CHx_BL_HSP [7:0]	[7:0]	0x46	: Start Point in Coaxial Protocol Active Line
	0x0F / 0x8F	CHx_PELCO_SHOT	[0]	0x00	CHx_PELCO_SHOT (x = Channel Number) : PELCO Protocol One Operation Enable signal



Registers to Control Coaxial Data

	_	s to Control Coaxial Data		VAI	
	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr			Default	
	0x10 / 0x90	CHx_TX_DATA_01		0xAA	
	0x11 / 0x91	CHX_TX_DATA_02	F7.01	0x1C	CHx_TX_DATA_01 ~ CHx_TX_DATA_04 (x = Channel Number)
	0x12 / 0x92	CHX_TX_DATA_03	[7:0]	0x18	: 1 st field Data in A-CP Protocol
	0x13 / 0x93	CHX_TX_DATA_04		0xFF	
	0x14 / 0x94	CHX_TX_DATA_05		0xAA	
	0x15 / 0x95	CHX_TX_DATA_06	[7:0]	0x3C	CHx_TX_DATA_05 ~ CHx_TX_DATA_08 (x = Channel Number)
	0x16 / 0x96	CHX_TX_DATA_07	[7:0]	0xFF	: 2 nd field Data in A-CP Protocol
2~3	0x17 / 0x97	CHX_TX_DATA_08		0xFF	
	0x18 / 0x98	CHX_TX_DATA_09		0xAA	
	0x19 / 0x99	CHX_TX_DATA_10	[7:0]	0x1B	CHx_TX_DATA_09 ~ CHx_TX_DATA_12 (x = Channel Number)
	0x1A / 0x9A	CHX_TX_DATA_11	[7.0]	0x00	: 3 rd field Data in A-CP Protocol
	0x1B / 0x9B	CHX_TX_DATA_12		0x00	
	0x1C / 0x9C	CHX_TX_DATA_13		0xAA	
	0x1D / 0x9D	CHX_TX_DATA_14	[7:0]	0x3B	CHx_TX_DATA_13 ~ CHx_TX_DATA_16 (x = Channel Number)
	0x1E / 0x9E	CHX_TX_DATA_15	[1.0]	0x00	: 4 th field Data in A-CP Protocol
	0x1F / 0x9F	CHX_TX_DATA_16		0x00	

Registers to Control Coaxial Data

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	Default	DESCRIPTION
	0x20 / 0xA0	CHx_PELCO_TXDAT_01	[7:0]	0x00	CHx_PELCO_TXDAT_01 ~ CHx_PELCO_TXDAT_02 : 18th Line in PELCO Protocol
2~3	0x21 / 0xA1	CHx_PELCO_TXDAT_02		0x00	(x = Channel Number)
2~3	0x22 / 0xA2	CHx_PELCO_TXDAT_03		0x00	CHx_PELCO_TXDAT_03 ~ CHx_PELCO_TXDAT_04 : 19 th Line in PELCO Protocol
	0x23 / 0xA3	CHx_PELCO_TXDAT_04		0x00	(x = Channel Number)



Registers to Control Coaxial Protocol

ADD	ADDRESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	Default	DESCRIPTION
	0x2C / 0xAC	CHx_VSO_INV	[0]	0	CHx_VSO_INV (x = Channel Number) : Vertical Sync Inverter (Active High)
2~3	0x2D / 0xAD	CHx_HSO_INV	[0]	0	CHx_HSO_INV (x = Channel Number) : Horizontal Sync Inverter (Active High)
	0x2F / 0xAF	CHx_EVEN_SUM	[0]	1	CHx_EVEN_SUM (x = Channel Number) : Control Protocol Active line on each field

• Registers to Control Coaxial Protocol

ADI	DRESS	DECICTED NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME		Default	DESCRIPTION
2~3	0x3A / 0xBA	CHx_CLEAN	[0]	0	CHx_CLEAN (x = Channel Number) : RX Register is Read Only. So it need clean Condition First, this register set ON. Second, Read I2C Protocol 0x90. And then Clean RX Registers.

Registers to Read Coaxial Status

	RESS	is to Redu Codxidi Status		VALUE	
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
	0x50 / 0xD0	CHx_PELCO_8_00			
	0x51 / 0xD1	CHx_PELCO_8_01			
0x52 / 0xD2 CHx_PELCO_8_02	CHx_PELCO_8_02				
2~3	0x53 / 0xD3	CHx_PELCO_8_03	[7:0]] Read	CHx_PELCO_8_00 ~ CHx_PELCO_8_07 (x = Channel Number)
2-5	0x54 / 0xD4	CHx_PELCO_8_04			: Coaxial Output 8bit Data Read Register
	0x55 / 0xD5	CHx_PELCO_8_05			
	0x56 / 0xD6	CHx_PELCO_8_06			
	0x57 / 0xD7	CHx_PELCO_8_07			

Registers to Read Coaxial Status

ADE	DRESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME		Default	DESCRIPTION
2~3	0x5C / 0xDC	CHx_RX_DONE	[0]	Read	CHx_RX_DONE (x = Channel Number) : Coaxial RX Request Done

• Registers to Read Coaxial Status

ADI	DRESS	REGISTER NAME		VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
2~3	0x5D / 0xDD	CHx_RX_COAX_DUTY	[7:0]	Read	CHx_RX_COAX_DUTY (x = Channel Number) : Coaxial RX 8bit DUTY Read



Registers to Control Coaxial Protocol

ADDI	RESS	DECICTED NAME	DITO	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
	0x60 / 0xE0	CHx_ DEVICE_ID	[7:0]	0x00	CHx_ DEVICE_ID (x = Channel Number) : Define Device_ID in Protocol's Header
	0x62 / 0xE2	CHx_RX_AREA	[7:0]	0x00	CHx_RX_AREA (x = Channel Number) : Coaxial RX Area 8-bit
2~3	0x63 / 0xE3	CHx_DELAY_ON	[4]	0x00	CHx_DELAY_ON (x = Channel Number) : Enable to use DELAY CNT Register
		CHx_COMM_ON	[0]	0,00	CHx_COMM_ON (x = Channel Number) : Coaxial RX Software Reset
	0x64 / 0xE4	CHx_DELAY_CNT	[7:0]	0x00	CHx_DELAY_CNT (x = Channel Number) : How many delay input signal based clock

Registers to Control Coaxial Protocol

	tegiste	is to Control Coaxial Protocol			
ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	5113	Default	DESCRIPTION
	0x65 / 0xE5	CHx_ MSB	[0]	0	CHx_ MSB (x = Channel Number) : Coaxial RX MSB Change Mode
	0x66 / 0xE6	CHx_A_DUTY_ON	[7]	0	CHx_A_DUTY_ON (x = Channel Number) : Coaxial RX DUTY Mode
2~3	0x67 / 0xE7	CHx_INT_MODE	[0]	0	CHx_INT_MODE (x = Channel Number) : Coaxial RX Interrupt Mode
	0x68 / 0xE8	CHx_RX_SZ	[7:4]	0x00	CHx_RX_SZ (x = Channel Number) : Coaxial RX Line MAX Set
	0x69 / 0xE9	CH1_M_DUTY	[7:0]	0x00	CH1_M_DUTY (x = Channel Number) : Coaxial RX DUTY Set
	0x6A / 0xEA	CH1_RX_START_POSITION	[7:0]	0x00	CH1_RX_START_POSITION (x = Channel Number) : Coaxial RX Start Point in Line



Registers to Read Coaxial Status

	DRESS	rs to Read Coaxial Status		VALUE	
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
	0x40 / 0xC0 0x41 / 0xC1 0x42 / 0xC2 0x43 / 0xC3 0x44 / 0xC4	RX_LINE00	[7:0]	Read	RX_LINE00 : Coaxial Output 40bit line0 Read Register
	0x45 / 0xC5 0x46 / 0xC6 0x47 / 0xC7 0x48 / 0xC8	RX_LINE01	[7:0]	Read	RX_LINE01 : Coaxial Output 40bit line1 Read Register
	0x4A / 0xCA 0x4B / 0xCB 0x4C / 0xCC 0x4D / 0xCD 0x4E / 0xCD	RX_LINE02	[7:0]	Read	RX_LINE02 : Coaxial Output 40bit line2 Read Register
2~3	0x6C / 0xEC 0x6D 0x6E / 0xED 0x6E 0x6F / 0xEF 0x70 0xF0	RX_LINE03	[7:0]	Read	RX_LINE03 : Coaxial Output 40bit line3 Read Register
	0x71 / 0xF1 0x72 / 0xF2 0x73 / 0xF3 0x74 / 0xF4 0xF5	RX_LINE04	[7:0]	Read	RX_LINE04 : Coaxial Output 40bit line4 Read Register
	0x76 / 0xF6 0x77 / 0xF7 0xF8 0x79 / 0xF9 0xFA	RX_LINE05	[7:0]	Read	RX_LINE05 : Coaxial Output 40bit line5 Read Register



5.2.5 MOTION Registers

Registers to Detect Motion

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	פוום	Default	DESCRIPTION
	0x00	CH1_MOTION_OFF			
	0x07	CH2_MOTION_OFF	F01		CHx_MOTION_OFF : Motion Detection On/Off Selection (x = channel number)
	0x0E	CH3_MOTION_OFF	[0]		Motion detection on Motion detection off
4	0x15	CH4_MOTION_OFF		ON = 0x0D	
	0x00	CH1_MOTION_PIC		OFF = 0x0C	CHx_MOTION_PIC : Indicates the type of processing made on the area where motion is generated.
	0x07	CH2_MOTION_PIC	[3:2]		(x = channel number)
	0x0E	CH3_MOTION_PIC			No processing made on the area where motion is generated. EVEN_FLD (Luma – 32)
	0x15	CH4_MOTION_PIC			2 : EVEN_FLD (Luma – 48) 3 : ALL FLD (Luma – 48)

• Registers to Detect Motion

ADD	ADDRESS	REGISTER NAME	BITS -	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	Default	DESCRIPTION
	0x01	CH1_MOD_TSEN			CHx_MOD_TSEN
	0x08	CH2_MOD_TSEN		: Motion Temporal Sensitivity. (x = channel number)	
4	0x0F	CH3_MOD_TSEN		The value (the sum of the motion block) bases on which it is determined whether motion is generated or not	
	0x16	CH4_MOD_TSEN			(0 -> 255 The greater the number, the less sensitive it gets)

• Registers to Detect Motion

ADD	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	פוום	Default	DESCRIPTION
	0x02	CH1_MOD_PSEN			CHx_MOD_PSEN : Motion Pixel Sensitivity Control Register. (x = channel number)
	0x09	CH2_MOD_PSEN			It is determine Motion Brightness level.
4	0x10	CH3_MOD_PSEN	[2:0]	0x23	0 : bypass 4 : 1/16 1 : 1/2 5 : 1/32
	0x17	CH4_MOD_PSEN			2 : 1/4 others : 1/64 3 : 1/8



5.2.6 MIPI INTERFACE

Each Channels Enable Registers for Arbiter

	DRESS	DECICIED NAME		VALUE		DEGG	DIDTION	
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION			
		CH4_ARB_EN	[7]					
		CH3_ARB_EN	[6]	0x0	ARB_EN : Enable each ch# Ar	ARB_EN : Enable each ch# Arbiter Module		
		CH2_ARB_EN	[5]	UXU				
	0x00	CH1_ARB_EN	[4]		0 : CH1	2: CH2	4 : CH3	8:CH4
	0,00	CH4_MEM_EN	[3]		MEM_EN : MIPI MEM Enable MODE			
20		CH3_MEM_EN	[2]					
20		CH2_MEM_EN	[1]					
		CH1_MEM_EN	[0]		0 : CH1	2: CH2	4 : CH3	8 : CH4
		CH4_SCALE_MODE	[7:6]			_	_	
	0x01	CH3_SCALE_MODE	[5:4]	0x00	SCALE_MODE : Data Downsizing M	SCALE_MODE : Data Downsizing Mode		
	UXUT	CH2_SCALE_MODE	[3:2]	0.000				
		CH1_SCALE_MODE	[1:0]		0 : original	1: 1/2 Down	2: 1/4 Down	

Registers for Arbiter Special Function

	RESS	S for Arbiter Special Function	DITO	VALUE	DECODINE
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
	0x0D	ARB_32BIT	[0]	0x01	ARB_32BIT : Internal Interface MODE 0:16bit mode for 2 Lanes 1:32bit mode for 4 lanes
		MIPI_CH1_VIDEO_TYPE	[1:0]		VIDEO_TYPE
	0x0F	MIPI_CH2_VIDEO_TYPE	[3:2]	0x00	: Video YCbCr Format type selection
		MIPI_CH3_VIDEO_TYPE	[5:4]		0 : 4:2:2 Format
		MIPI_CH4_VIDEO_TYPE	[7:6]	:	2 : 4:2:0 Format 3 : Reserved
20		CH4_EMB_EN	[3]		CHx_EMB_EN
	0x1B	CH3_EMB_EN	[2]	0x00	: Enable Embedded Data Insertion.
	OXID	CH2_EMB_EN	[1]	0x00	0 : Off 1 : On
		CH1_EMB_EN	[0]		
		CH4_EMB_ARB	[7:6]		
	0x1C	CH3_EMB_ARB	[5:4]	0x00	EMB_ARB[1:0] : Embedded Data Insertion Line Selection
	0.10	CH2_EMB_ARB	[3:2]	0,00	EMB_ARB[0]: First Line Insertion On / Off EMB_ARB[1]: Last Line Insertion On / Off
		CH1_EMB_ARB	[1:0]		



N4 Data sheet



Registers for Data Transmission

ADD	RESS	REGISTER NAME	DITC	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
	0x10	CH1_RD_P_MODE	[3:0]		
	0.10	CH2_RD_P_MODE	[7:4]	0x00	RD_P_MODE : Data Transmission Packet size Option
	0x11	CH3_RD_P_MODE	[3:0]	0,000	
	OX11	CH4_RD_P_MODE	[7:4]		0 : Auto 15 : Manual Mode
	0x12	CH1_RD_PACKET[7:0]			
20	0x13	CH1_RD_PACKET[15:8]			
20	0x14	CH2_RD_PACKET[7:0]			
	0x15	CH2_RD_PACKET[15:8]	[7:0]	0x00	RD_PACKET
	0x16	CH3_RD_PACKET[7:0]	[]		: Manual Read Packet Size
	0x17	CH3_RD_PACKET[15:8]			
	0x18	CH4_RD_PACKET[7:0]			
	0x19	CH4_RD_PACKET[15:8]			

Registers to control Arbiter Memory

	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіэ	Default	DESCRIPTION
	0x20	CH1_RD_T_MODE	[3:0]		RD_T_MODE
	UALU	CH2_RD_T_MODE	[7:4]	0x00	: Read Memory Total Line Option
	0x21	CH3_RD_T_MODE	[3:0]	- CAUC	0 : Auto
	ÇAZ.	CH4_RD_T_MODE	[7:4]		4: 288 lines 15: Manual Mode
	0x22	CH1_RD_LINE_TOTAL[7:0]			
20	0x23	CH1_RD_LINE_TOTAL[15:8]			
	0x24	CH2_RD_LINE_TOTAL[7:0]	[7:0]	0×00	
	0x25	CH2_RD_LINE_TOTAL[15:8]			CHx_RD_LINE_TOTAL : Manual Total Line
	0x26	CH3_RD_LINE_TOTAL[7:0]			. Manual Iolai Line
	0x27	CH3_RD_LINE_TOTAL[15:8]			
	0x28	CH4_RD_LINE_TOTAL[7:0]			
	0x29	CH4_RD_LINE_TOTAL[15:8]			



Registers for Data Timing

ADD	DRESS	DECICED NAME	DITO	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
	0x30	MIPI_T_MODE	[3:0]	0x00	MIPI_T_MODE : MIPI Transmission Latency Timing Option 0: Predefined Value. others: Manual Value.
	0x32	SOF_PERIOD[15:8]			SOF_PERIOD
	0x33	SOF_PERIOD[7:0]			: Manual SOF Timing Parameter
20	0x34	EOF_PERIOD[15:8]			EOF_PERIOD_
	0x35	EOF_PERIOD[7:0]	[7:0]	0x00	: Manual EOF Timing Parameter
	0x36	SOL_PERIOD[15:8]	[7.0]	UAUU	SOL_PERIOD
	0x37	SOL_PERIOD[7:0]			: Manual SOL Timing Parameter
	0x38	EOL_PERIOD[15:8]			EOL_PERIOD
	0x39	EOL_PERIOD[7:0]			: Manual EOL Timing Parameter

Registers to control Arbiter

ADD	RESS	REGISTER NAME	DITC	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
		CH4_HCNT_ERR	[7]		
		CH3_HCNT_ERR	[6]		
		CH2_HCNT_ERR	[5]		HCNT_ERR
	0x3A	CH1_HCNT_ERR	[4]	0x00	: Enable H SIZE Error Option in transmission. ARB_NO_OPT : When Video Status is No_Video, None Transmission
	UAJA	CH4_ARB_NO_OPT	[3]		
20		CH3_ARB_NO_OPT	[2]		
		CH2_ARB_NO_OPT	[1]		
		CH1_ARB_NO_OPT	[0]		0 : Disable 1 : Enable
	0x3B	SWITCH_OPT	[3:0]	0x00	SWITCH_OPT : Arbitration Priority Option. 0 : Switching every 1 line Priority Channel, 1 : Switching every 4 line Priority Channel, 2 : Switching every 8 line Priority Channel, 3 : Switching every 16 line Priority Channel,





Registers to reset Arbiter

ADE	RESS	REGISTER NAME	BITS	VALUE	DESCRIPTION	
Bank	Addr	REGISTER NAME	ыю	Default	DESCRIPTION	
20	0x40	ARB_VFC_STABLE_RESET_OPT	[4]		ARB_VFC_STABLE_RESET_OPT : if Video Status is unstable, reset Internal IPs 0 : Disable 1 : Enable	
20	0.40	SW_RST	[0]	0x00	SW_RST: Arbiter SW_RST 0: Disable 1: Enable	

Registers to avoid Arbiter Collision

	RESS	DECICIED NAME	DITO	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
	0×44	CH1_COLI_OPT	[3:0]		COLI_OPT
	0x41 CH2_COLI_OPT [7:4]	0x00	: Collision Option		
	0x42	CH3_COLI_OPT	[3:0]	UXUU	0 : 5 Line 2 : 3 line
20	0.42	CH4_COLI_OPT	[7:4]	1	1: 4 line 3: 2 line
		CH4_COLI_CLR	[3]	0x0	COLI_CLR
	0x43	CH3_COLI_CLR	[2]		: reset Collision count
	0.45	CH2_COLI_CLR	[1]		0 : Disable 1 : Enable
		CH1_COLI_CLR	[0]		V. Disable II. Enable





Registers to reset Arbiter

ADD	RESS	DECISTED NAME	DITC	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
		CH4_RD_FRM_CLR	[7]		
		CH3_RD_FRM_CLR	[6]		
		CH2_RD_FRM_CLR	[5]		RD_FRM_CLR : reset internal Read Frame count Status
20	0x44	CH1_RD_FRM_CLR	[4]	0x0	WR_FRM_CLR
		CH4_WR_FRM_CLR	[3]		: reset Internal Write Frame count Status
		CH3_WR_FRM_CLR	[2]		
		CH2_WR_FRM_CLR	[1]		
		CH1_WR_FRM_CLR	[0]		0 : Disable 1 : Enable
	0x50	CH1_WR_FRAME_CNT[15:8]			
	0x51	CH1_WR_FRAME_CNT[7:0]			WR_FRAME_CNT
	0x54	CH2_WR_FRAME_CNT[15:8]			
	0x55	CH2_WR_FRAME_CNT[7:0]			
	0x58	CH3_WR_FRAME_CNT[15:8]			: Internal Write Frame Count Status
	0x59	CH3_WR_FRAME_CNT[7:0]			
	0x5C	CH4_WR_FRAME_CNT[15:8]			
20	0x5D	CH4_WR_FRAME_CNT[7:0]	[7:0]	0x00	
20	0x52	CH1_RD_FRAME_CNT[15:8]	[7.0]	0.00	
	0x53	CH1_RD_FRAME_CNT[7:0]			
	0x56	CH2_RD_FRAME_CNT[15:8]			
	0x57	CH2_RD_FRAME_CNT[7:0]			RD_FRAME_CNT
	0x5A	CH3_RD_FRAME_CNT[15:8]			: Internal Read Frame Count Status
	0x5B	CH3_RD_FRAME_CNT[7:0]			
	0x5E	CH4_RD_FRAME_CNT[15:8]			
	0x5F	CH4_RD_FRAME_CNT[7:0]			



Registers to control H Package Size

ADD	RESS	DECICTED NAME	DITO	VALUE	DESCRIPTION			
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION			
	0x60	CH1_H_pack_size[10:8]	[2:0]					
	0x61	CH1_H_pack_size[7:0]	[7:0]					
	0x62	CH2_H_pack_size[10:8]	[2:0]	0x00				
20	0x63	CH2_H_pack_size[7:0]	[7:0]		H_pack_size			
20	0x64	CH3_H_pack_size[10:8]	[2:0]		: Manual one H Package Size			
	0x65	CH3_H_pack_size[7:0]	[7:0]					
	0x66	CH4_H_pack_size[10:8]	[2:0]					
	0x67	CH4_H_pack_size[7:0]	[7:0]					

Registers to control Arbiter

	RESS	DECICED NAME	DITO	VALUE	DECODINE	
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION	
	0x68	CH1_coli_cnt				
	0x69	CH2_coli_cnt	[7:0]		coli_cnt	
	0x6A	CH3_coli_cnt	[7.0]	[0] 0x00 -	: Collision Count status	
20	0x6B	CH4_coli_cnt				
20		CH1_coli_out	[0]			
	0x70	CH2_coli_out	[1]		coli_out	
	UAT 0	CH3_coli_out	[2]		:Transmission Collision error Status	
		CH4_coli_out	[3]			



5.2.7 MIPI TX

Register to Control MIPI TX PHY

ADD	RESS	DECIOTED MANE	DITO	VALUE	DEGODIOTION
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
		MIPI_TX_PHY_PWR_DOWN	[7]		MIPL_TX_PHY_PWR_DOWN : Enable the Power Down Mode for MIPI TX PHY. 0: Normal Operation 1: Power Down
		MIPI_TX_PHY_REF_SEL	[6:4]		MIPI_TX_PHY_REF_SEL : Control the Reference level trim.
		MIPI_TX_LANES_ACTIVE	[3:2]		MIPL_TX_LANES_ACTIVE : Enable the Serial data lane 0: 1Lane Mode 1: 2Lane Mode Others: 4Lane Mode
	0x07	MIPI_TX_SYS_CORE_RDY	[1]	0x00	MIPI_TX_SYS_CORE_RDY : Enable for the serialized function provided by the system control once the system core has completed initialization. 0: Disable 1: Enable
		MIPI_TX_SERIAL_IF_EN	[0]		MIPL_TX_SERIAL_IF_EN: Enable for this instance of the serial interface. If the serial interface is not being used (MIPL_TX_SERIAL_IF_EN = 0) then the protocol layer will drive the internals of the PHY to its lowest power state (ultra-low power state) while tri-stating the output pads. 0: Disable 1: Enable
21		MIPI_TX_HRES_IN	[7]		MIPI_TX_HRES_IN : Control the High-speed resistor trim.
		MIPI_TX_LP_SLEW_IN	[6:4]		MIPI_TX_LP_SLEW_IN : Control the MIPI low-power driver slew rate trim.
		MIPI_TX_CONT_TX_CLK	[3]		MIPI_TX_CONT_TX_CLK : Enable the MIPI TX Continuous Clock Transmission. If asserted the transmitted MIPI clock is kept active between packets. 0 : Non-continuous Clock Transmission 1 : Continuous Clock Transmission
	0x08	MIPI_TX_RESTART_EN	[2]	0x00	MIPI_TX_RESTART_EN : When asserted the interface completes the transmission of the current packet and sends an end of frame packet
					0 : Disable 1 : Enable
		MIPI_TX_STANDBY_EOF	[1]		MIPI_TX_STANDBY_EOF 0 : respond to MIPI_TX_STANBY_EN at end of current line/packet 1 : respond to MIPI_TX_STANBY_EN at end of current frame
		MIPI_TX_STANDBY_EN	[0]		MIPI_TX_STANDBY_EN : Asserted when the chip is to go into standby. The interface completes the transmission of the current packet and sends an end of frame packet and then optionally goes into ultra low power mode.
					0 : Disable 1 : Enable

Register to Control MIPI TX

ADE	DRESS	REGISTER NAME	BITS	VALUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	Default	DESCRIPTION
	0x0A	MIPI_TX_DATA_TYPE_UD	[5:0]	0x00	MIPI_TX_DATA_TYPE_UD : Select the Data Type for User Definition.
21	V = = = 1		0x00	MIPL_TX_CHAN_NUM : Select the Virtual Channel ID. Channel number to be inserted in the MIPI packet header.	
		MIPI_TX_FRAME_CNT_RST	[1]		MIPI_TX_FRAME_CNT_RST: Asserted to reset the frame counter.
	0x0F MIPI_TX_FRAME_CNT_EN [0]		0x00	MIPL_TX_FRAME_CNT_EN : Asserted if the frame counter value is to be inserted in the WC field of a start/end of frame short packet.	
					0 : Disable 1 : Enable





Register to Control MIPI TX Timing Parameter

	DRESS	to control will 1 1X 1 mining 1 aram		VALUE		
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION	
	0x10	MIPI_TX_T_HS_ZERO	[5:0]	0x12	MIPI_TX_T_HS_ZERO : Control the Timing Parameter of HS Zero State at Start for Data Lane.	
	0x11	MIPI_TX_T_HS_PREPARE	[3:0]	0x07	MIPI_TX_T_HS_PREPARE : Control the Timing Parameter of LP-00 State for Data Lane.	
	0x12	MIPI_TX_T_HS_TRAIL	[4:0]	0x0A	MIPI_TX_T_HS_TRAIL : Control the Timing Parameter of HS Zero State at End for Data Lane.	
	0x13	MIPI_TX_T_HS_EXIT	[5:0]	0x10	MIPI_TX_T_HS_EXIT : Control the Timing Parameter of LP-11 to HS Burst State for Clock Lane.	
	0x14	MIPI_TX_T_CLK_ZERO	[6:0]	0x29	MIPI_TX_T_CLK_ZERO : Control the Timing Parameter of HS Zero State at Start for Clock Lane.	
	0x15	MIPI_TX_T_CLK_PREPARE	[3:0]	0x06	MIPI_TX_T_CLK_PREPARE : Control the Timing Parameter of LP-00 State for Clock Lane.	
21	0x16	MIPI_TX_T_CLK_TRAIL	[4:0]	0x0A	MIPI_TX_T_CLK_TRAIL : Control the Timing Parameter of HS Zero State at End for Clock Lane.	
	0x17	MIPI_TX_T_CLK_PRE	[5:0]	0x02	MIPI_TX_T_CLK_PRE : Control the Timing Parameter of Data Transfer Start from Clock Lane.	
	0x18	MIPI_TX_T_CLK_POST	[5:0]	0x10	MIPI_TX_T_CLK_POST: Control the Timing Parameter of Clock Transfer End from Data Transfer End.	
	0x19	MIPI_TX_T_LPX	[5:0]	0x08	MIPI_TX_T_LPX : Control the Timing Parameter of Transition Time for LP Data Transfer.	
	0x1A	MIPI_TX_T_WAKE_UP	[6:0]	0x13	MIPI_TX_T_WAKE_UP : Control the Timing Parameter of Exit Time from ULP State.	
	0x1B	MIPI_TX_T_INIT	[6:0]	0x10	MIPL_TX_T_INIT : Control the Timing Parameter of Initialisation Time when First Transitioning to the LP-11 State after Power Up/Reset.	
	0x1C	MIPI_TX_T_BGAP	[5:0]	0x0D	MIPI_TX_T_BGAP : Time to Enable the Band Gap.	



Registers to Control MIPI TX

	RESS	s to Control MIPI IX		VALUE				
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION			
	0x29	ODD_MANUAL_FRAME_CNT[7:0]	[7:0]	0x00	ODD_MANUAL_FRAME_CNT			
	0x2A	ODD_MANUAL_FRAME_CNT[15:8]	[7:0]	0x00	: Select the Odd Frame Count Value for Odd Field.			
	0x2B	EVEN_MANUAL_FRAME_CNT[7:0]	[7:0]	0x00	EVEN_MANUAL_FRAME_CNT			
	0x2C	EVEN_MANUAL_FRAME_CNT[15:8]	[7:0]	0x00	: Select the Even Frame Count Value for Even Field.			
	0x2E	MIPI_CH_ID_TYPE	[0]	0x0	MIPL CH_ID_TYPE : Select the MIPI Virtual Channel ID Insertion Mode. 0 : Auto Insertion Mode 1 : Manual Insertion Mode			
	0x2F	MIPI_BYTE_CNT_TYPE	[0]	0x0	MIPI_BYTE_CNT_TYPE : Select the Line Byte Count Insertion Mode. 0 : Auto Insertion Mode			
	0x30	MIPI_TX_LINE_BYTE_CNT_CH1[7:0]	[7:0]	0x00				
	0x31	MIPI_TX_LINE_BYTE_CNT_CH1[15:8]	[7:0]	0x0F				
	0x32	MIPI_TX_LINE_BYTE_CNT_CH2[7:0]	[7:0]	0x00				
	0x33	MIPI_TX_LINE_BYTE_CNT_CH2[15:8]	[7:0]	0x0F	MIPI_TX_LINE_BYTE_CNT_CHx : Select the Line Byte Count Value for Virtual Channel-x			
	0x34	MIPI_TX_LINE_BYTE_CNT_CH3[7:0]	[7:0]	0x00	(x = channel number)			
	0x35	MIPI_TX_LINE_BYTE_CNT_CH3[15:8]	[7:0]	0x0F				
21	0x36	MIPI_TX_LINE_BYTE_CNT_CH4[7:0]	[7:0]	0x00				
	0x37	MIPI_TX_LINE_BYTE_CNT_CH4[15:8]	[7:0]	0x0F				
	0x38	MIPI_TX_DATA_TYPE_CH1	[5:0]	0x1E				
	0x39	MIPI_TX_DATA_TYPE_CH2	[5:0]	0x1E	MIPL_TX_DATA_TYPE_CHx Select the Data Type for Virtual Channel-x.			
	0x3A	MIPI_TX_DATA_TYPE_CH3	[5:0]	0x1E	(x = channel number)			
	0x3B	MIPI_TX_DATA_TYPE_CH4	[5:0]	0x1E				
		CH4_DATA_TYPE_OPT	[7:6]					
	0x3C	CH3_DATA_TYPE_OPT	[5:4]	0x00	CHx_DATA_TYPE_OPT : Select the Data Type Option for Virtual Channel-x. (x = channel number)			
	0.30	CH2_DATA_TYPE_OPT	[3:2]	0,00	0 : Non-Embedded Data 1 : Supported Embedded Data(0x12) 2 : Supported Embedded Data(User Definition)			
		CH1_DATA_TYPE_OPT	[1:0]		. ,			
	0	MIPI_CH2_FRAME_OPT	[6:4]	0::00	MIPI_CHx_FRAME_OPT : Select the Frame Count Option for Virtual Channel-x. (x = channel number)			
	0x3E	MIPI_CH1_FRAME_OPT	[2:0]	0x00	0 : Free-running for Progressive. 1 : Fix to "1" for Odd Field, "2" for Even Field.			
	0x3F	MIPI_CH4_FRAME_OPT	[6:4]	0x00	2: Fix to "2" for Odd Field, "1" for Even Field. 3: Manual Mode. Fix to "Manual Odd" for Odd Field, "Manual Even" for Even Field. 4: Free-running for Interlaced Type NTSC MAX 60. 5: Free-running for Interlaced Type PAL MAX 50.			
	0x3F	MIPI_CH3_FRAME_OPT	[2:0]		6: Free-running for Interlaced Type MAX 16'hFFFF.			



Registers to Control MIPI TX Clock

ADE	RESS	DECICTED NAME	DITO	VALUE	DEGODIDATION
Bank	Addr	REGISTER NAME	BITS	Default	DESCRIPTION
	0x44	MIPI_SRC_CLK_INV	[4]	0x00	MIPI_SRC_CLK_INV : Select the MIPI PLL Output Clock Phase. 0 : Positive Phase 1 : Negative Phase
		MIPI_BYTE_CLK_INV	[7] : S : S : S : S : S : S : S : S : S :	MIPI_BYTE_CLK_INV : Select the MIPI Byte Clock Phase. 0 : Positive Phase	
21	0x45	MIPI_DATA_CLK_INV		0x02	MIPI_DATA_CLK_INV : Select the MIPI Data Clock Phase. 0 : Positive Phase 1 : Negative Phase
		MIPI_DATA_CLK_SEL	[1:0]		MIPI_DATA_CLK_SEL : Select the MIPI Data Clock Divide. 0 : Divide by 8 1 : Divide by 4 2 : Divide by 2 3 : Divide by 1
	0x46	PD_MIPI_CLK	[0]	0x00	PD_MIPI_CLK : Enable the Power Down Mode for MIPI TX Controller. 0 : Normal Operation 1 : Power Down





Chapter 6 ELECTRICAL CHARACTERISTICS

6.1 ABSOLUTE MAXIMUM RATINGS

Table 6.1 Absolute Maximum Ratings

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	REMARKS
1.2V Power Supply Voltage	VDD1A/ VDD1D	-0.5	-	1.32	v	
3.3V Power Supply Voltage	VDD3A/ VDD3D	-0.5	-	3.63	V	
Voltage for Digital Input pins	V _{DI}	-0.5	-	VDD3D+ 0.5	ν	
Voltage for Analog Input pins	V _{AI}	-0.5	-	1.92	>	
Storage Temperature	Ts	-50	-	150	ပ	
Junction Temperature	TJ	-40	-	125	Ç	
Vapor phase soldering (15 Sec)	T _{VSOL}	-	-	220	J	

^{*} **Note**: This Device should be operated under recommended operating condition. Since, absolute maximum rating condition can either cause device reliability problem or damage the device sufficiently to cause immediate failure.

6.2 RECOMMENDED OPERATING CONDITION

Table 6.2 Recommended Operating Condition

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	REMARKS
1.2V Analog Power Supply Voltage	VDD1A	1.1	1.2	1.3	v	
1.2V Digital Power Supply Voltage	VDD1D	1.08	1.2	1.32	v	
3.3V Analog Power Supply Voltage	VDD3A	3.1	3.3	3.5	v	
3.3V Digital Power Supply Voltage	VDD3D	2.97	3.3	3.63	v	
Ambient operating temperature	T _A	-40	-	85	ຽ	

6.3 DC CHARACTERISTICS

Table 6.3 DC Characteristics

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	REMARKS
Input Low Voltage	V _{IL}	-0.3	-	VDD3D*0.3	v	
Input High Voltage	V _{IH}	VDD3D*0.7	-	VDD3D+0.3	v	
Input Leakage Current	l _L	-	-	±10	uA	
Input Capacitance	Cin	-	5	-	pF	
Output Low Voltage	V _{OL}	-	-	0.4	v	
Output High Voltage	V _{он}	2.4	-	-	v	
Tri-State Output Leakage Current	loz	-	-	±10	uA	
Output Capacitance	C _{OUT}	-	5	-	pF	

6.4 AC CHARACTERISTICS

Table 6.4 AC Characteristics

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	REMARKS
(Power Supply Current)			0/2			
1.2V Digital Power Supply Current	I _{VDD1D}	-	134 / 190	-	mA	
3.3V Digital Power Supply Current	I _{VDD3D}	-	60 / 10	-	mA	
1.2V Analog Power Supply Current	I _{VDD1A}		163 / 225		mA	
3.3V Analog Power Supply Current	I _{VDD3A}	-	104 / 104	-	mA	
	I		# When using		only MIPI 10	20p 4ch output 80p 4ch output ut is supported
(Clock Pin)		T	T			
SYS_CLK frequency	fsys_clk	-	27.0	-	MHz	
SYS_CLK duty cycle	f DUTY	45	-	55	%	
(Reset Pin)						
RSTB setup time	tsu	1			uSec	
RSTB pulse width low	t _{PWL_rstb}	1			uSec	
RSTB release time (low to high)	t _{REL_rstb}	10			uSec	
(Host Interface Pins)						
SCL clock frequency	f _{SCL}	-	100	400	kHz	
Hold time(repeated) START condition.	thd:STA	0.6	-	-	uSec	
LOW period of the SCL clock	t _{LOW}	1.3		-	uSec	
HIGH period of the SCL clock	thigh	0.6	-	-	uSec	
Set-up time for a repeated START condition	tsu:sta	0.6	-	-	uSec	
Data hold time	t _{HD_DAT}	0	-	0.9	uSec	
Data set-up time	tsu_dat	100	-	-	ns	
Rise time of both SDA and SCL signals	t r	20	-	300	ns	
Fall time of both SDA and SCL signals	t _f	20	-	300	ns	
Set-up time for STOP condition	tsu:sто	0.6	-	-	uSec	
Bus free time between a STOP and START condition	t _{BUF}	1.3	-	-	uSec	
Capacitive load for each bus line	Сь	-	-	400	pF	




Figure 6.1 SCL and SDA Timing Diagram



6.5 MIPI HS/LP Transmitter Timing

Table 6.5 MIPI HS/LP Transmitter Timing

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	REMARKS			
(HS Transmitter DC Specifications)									
HS transmit static common mode voltage	V _{CMTX}	150	200	250	mV	1			
V _{CMTX} mismatch when output is Differential-1 or Differential-0	ΔV _{CMTX(1,0)}			5	mV	2			
Single ended output impedance	Zos	40	50	62.5	Ω				
Single ended output impedance mismatch	ΔZos			10	%				
HS transmit differential volage	V _{OD}	140	200	270	mV	1			
V _{OD} mismatch when output is Differential-1 or Differential-0	△V _{0D}			14	mV	2			
HS output high voltage	V _{OHHS}			360	mV	1			

- 1. Value when driving into load impedance anywhere in the $Z_{\text{\scriptsize ID}}$ range
- 2. A transmitter should minimize $\triangle V_{OD}$ and $\triangle \acute{V}_{CMTX(1,0)}$ in order to minimize radiation, and optimize signal integrity.

(HS Transmitter AC Specifications)								
HS Data TX Common Level Variations Above 450MHz	△V _{CMTX(HF)}			15	mV _{RMS}			
HS Data TX Common Level Variations Between 50-450MHz	$\Delta V_{\text{CMTX(LF)}}$			25	mV _{PEAK}			
HS Data TX 20%-80% Rise Time and Fall Time	\mathbf{t}_{R} and \mathbf{t}_{F}			0.3	UI	1,2		
				0.35	UI	1,3		
		150			ps	4		

The frequency 'fh' is the highest fundamental frequency for data transmission

- UI is equal to 1/(2*fh)
- 2. Applicable when supporting maximum HS bit rates ≤ 1Gbps(UI ≥ 1ns).
- 3. Applicable when supporting maximum HS bit rates > 1Gbps(UI \leq 1ns) but less than 1.5Gbps(UI \geq 0.667ns)
- 4. Applicable when supporting maximum HS bit rates ≤ 1.5Gbps. However, to avoid excessive radiation,

bit rates < 1Gbps(UI ≥ 1ns), should not use value below 150ps.

(LP Transmitter DC Specifications)										
LP TX Thevenin Output High Voltage Level	V _{OH}	1.1	1.2	1.3	v					
LP TX Thevenin Output Low Voltage Level	V _{OL}	-50		50	mV					
LP TX Output Impedance	Z _{OLP}	110			Ω					
(LP Transmitter AC Specifications)										
LP TX 15%-85% Rise Time Level	T _{RLP}			25	ns	1				
LP TX 15%-85% Fall Time Level	T _{FLP}			25	ns	1				
LP TX 30%-85% Rise Time and Fall Time	T _{REOT}			35	ns	2,3				
LP TX Slew Rate @ C _{LOAD} =70pF	∂V/∂t _{sR}			150	mV/ns	1,4,5				
LP TX Load Capacitance	C _{LOAD}	0		70	pF	1				

1. C_{LOAD} include the low-frequency equivalent transmission line capacitance. The capacitance of TX and RX are assumed to always be < 10pF.

The distributed line capacitance can be up to 50pF for a transmission line with 2ns delay.

- 2. The rise-time of TREOT starts from the HS common-level at the moment the differential amplitude drops below 70mV, due to stopping the differential drive.
- 3. With an additional load capacitance C_{CM} between 0 and 60pF on the terminvation center tap at RX side of the Lane.
- 4. This value represents a corner point in a piecewise linear curve.
- 5. When the output voltage is in the range specified by $_{\text{VPIN}(absmax)}$.



Chapter 7 PACKAGE INFORMATION




Figure 7.1 N4 121-BGA-8x8 Package Information(Top and Side view)






Figure 7.2 N4 121-BGA-8x8 Package Information(Bottom view)

nextchip