

# SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS

Simon Dorrer

David Kellerer-Pirklbauer

Harald Pretl

2026-07-22

## Table of contents

|                                            |   |
|--------------------------------------------|---|
| <a href="#">1 Overview</a>                 | 2 |
| <a href="#">2 References</a>               | 2 |
| <a href="#">3 Requirements</a>             | 3 |
| <a href="#">4 Chip Specifications</a>      | 3 |
| <a href="#">5 Block Diagram</a>            | 3 |
| <a href="#">6 SBD-based Power Detector</a> | 5 |
| <a href="#">7 Design Flow</a>              | 5 |
| <a href="#">8 Layouts</a>                  | 6 |
| <a href="#">9 Acknowledgements</a>         | 8 |

### Warning

This documentation is a Work in Progress.

## ! Important

This repository requires the [IIC-OSIC-TOOLS](#) container with tag 2026.07 or later.

# 1 Overview

SPARX stands for **Six-Port Automated Receiver**. The complete layout is generated in Python using self-made RF devices as a GDSFactory IHP PDK add-on. S-parameter simulation of the passive RF structures (BPF, WPD, and BLC) is performed with AWS Palace. The de-embedded EM results are then fitted to passivity-enforced lumped element models with [snp2le](#), in both SPICE and Spectre dialects, and resimulated in Xschem testbenches with ngspice and VACASK. The six-port core is verified in two ways, as a single fitted model of the full-core EM simulation and as a composition of the individual BPF, WPD, and BLC models. With KLayout, Magic, and Netgen, a complete LVS, DRC, and PEX verification flow is implemented. The SBD-based power detector is designed in Xschem and simulated with ngspice and VACASK. This repository is controlled by a Makefile. Just clone it and run `make all` to build the six-port receiver at 160 GHz, verify it, run the EM simulations, extract the lumped element models, and simulate all testbenches. To generate a frequency-scalable layout at a different target frequency, for example 77 GHz, run `make build-layout FREQ=77`.

**Index Terms:** Branch-line coupler, frequency-scalable layout, GDSFactory, hairpin coupled-line bandpass filter, IHP Open-PDK, mmWave, open-source EDA, power detector, programmatic layout, Schottky barrier diode, six-port receiver, Wilkinson power divider.

# 2 References

To understand the principle of six-port receivers and their architectures, it is recommended to read the following references:

- A. Koelpin, G. Vinci, B. Laemmle, D. Kissinger and R. Weigel, “The Six-Port in Modern Society,” in *IEEE Microwave Magazine*, vol. 11, no. 7, pp. 35-43, Dec. 2010, doi: [10.1109/MMM.2010.938584](#)
- T. Hentschel, “The six-port as a communications receiver,” in *IEEE Transactions on Microwave Theory and Techniques*, vol. 53, no. 3, pp. 1039-1047, March 2005, doi: [10.1109/TMTT.2005.843507](#)
- M. Mailand, “System Analysis of Six-Port-Based RF-Receivers,” in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 65, no. 1, pp. 319-330, Jan. 2018, doi: [10.1109/TCSI.2017.2734922](#)

### 3 Requirements

To build this six-port receiver, the following tools and their respective dependencies are required:

- GDSFactory: <https://github.com/gdsfactory/gdsfactory>
- IHP Open-PDK GDSFactory Addon: <https://github.com/iic-jku/IHP-GDSFactory-Addon>
- IHP Open-PDK: <https://github.com/iic-jku/IHP-Open-PDK>
- snp2le (S-parameter to lumped element netlist conversion): <https://github.com/iic-jku/snp2le>, available on PyPI: <https://pypi.org/project/snp2le/>

GDSFactory, the IHP Open-PDK, and snp2le are already installed in the IIC-OSIC-TOOLS container.

The updated IHP Open-PDK GDSFactory version contains all self-made RF devices and wraps existing PCells provided by the IHP Open-PDK, allowing them to be used directly within the GDSFactory framework. This approach requires very little maintenance: if IHP changes the layout of a cell, no wrapper update is necessary. Only interface changes to a PCell function require updates.

### 4 Chip Specifications

Table 1: Chip Specifications

| Parameter      | Value                                            |
|----------------|--------------------------------------------------|
| Technology     | IHP SG13CMOS (130 nm CMOS)                       |
| Die Area       | 1000 × 1400 $\mu\text{m}$ (1.4 mm <sup>2</sup> ) |
| Supply Voltage | 1.5 V                                            |

### 5 Block Diagram

The SPARX architecture consists of the following main components:

- **Six-Port**
  - Branch Line Coupler (BLC)
  - Wilkinson Power Divider (WPD)
  - Hairpin Coupled-Line Bandpass Filter (BPF)
- **Power Detector (PD)**

- Schottky Barrier Diode (SBD)
- **Metal Stack**
  - TopMetal2 (TM2): RF traces
  - Metal5 (M5): GND plane




Figure 1: Block Diagram of the Six-Port Receiver

## 6 SBD-based Power Detector




Figure 2: Schematic of SBD-based Power Detector

## 7 Design Flow

An overview of the open-source design flow for SPARX is shown below. The flow covers schematic entry, circuit simulation, parameterized layout generation, physical verification, post-layout simulation, EM simulation, and resimulation of fitted lumped element models. All required tools and the IHP Open-PDK run inside the IIC-OSIC-TOOLS Docker image. The complete design flow is automated with Makefile targets.




Figure 3: Overview of the open-source design flow for SPARX

## 8 Layouts

The following figures show the chip layout of the 160 GHz six-port receiver (die area:  $1000 \times 1400 \mu\text{m}$ ).




Figure 4: Chip render of the ihp-sg13cmos six-port receiver for 160 GHz with M5 GND plane and pinout (1 mm  $\times$  1.4 mm).

## 9 Acknowledgements

This project is funded by the JKU/SAL [IWS Lab](#), a collaboration of [Johannes Kepler University](#) and [Silicon Austria Labs](#).