

# SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS

Simon Dorrer

David Kellerer-Pirklbauer

Harald Pretl

2026-07-14

## Table of contents

|          |                                 |          |
|----------|---------------------------------|----------|
| <b>1</b> | <b>Overview</b>                 | <b>2</b> |
| <b>2</b> | <b>References</b>               | <b>2</b> |
| <b>3</b> | <b>Requirements</b>             | <b>2</b> |
| <b>4</b> | <b>Block Diagram</b>            | <b>3</b> |
| <b>5</b> | <b>SBD-based Power Detector</b> | <b>5</b> |
| <b>6</b> | <b>Layouts</b>                  | <b>5</b> |
| <b>7</b> | <b>Acknowledgements</b>         | <b>5</b> |

### Warning

This documentation is a Work in Progress.

### Important

This repository requires the [IIC-OSIC-TOOLS](#) container with tag 2026.07 or later.

# 1 Overview

SPARX stands for **Six-Port Automated Receiver**. The complete layout is generated in Python using self-made RF devices as a GDSFactory IHP PDK add-on. S-parameter simulation of the passive RF structures is performed with AWS Palace. With KLayout, Magic, and Netgen, a complete LVS, DRC, and RCX verification flow is implemented. The SBD-based power detector is designed in Xschem and simulated with ngspice and VACASK. This repository is controlled by a Makefile. Just clone it and run `make all` to build the six-port receiver at 160 GHz and verify the power detector cell. To generate a frequency-scalable layout at a different target frequency, for example 77 GHz, run `make build-layout FREQ=77`.

**Index Terms:** Branch-line coupler, frequency-scalable layout, GDSFactory, hairpin coupled-line bandpass filter, IHP Open-PDK, mmWave, open-source EDA, power detector, programmatic layout, Schottky barrier diode, six-port receiver, Wilkinson power divider.

## 2 References

To understand the principle of six-port receivers and their architectures, it is recommended to read the following references:

- A. Koelpin, G. Vinci, B. Laemmle, D. Kissinger and R. Weigel, “The Six-Port in Modern Society,” in *IEEE Microwave Magazine*, vol. 11, no. 7, pp. 35–43, Dec. 2010, doi: [10.1109/MMM.2010.938584](https://doi.org/10.1109/MMM.2010.938584)
- T. Hentschel, “The six-port as a communications receiver,” in *IEEE Transactions on Microwave Theory and Techniques*, vol. 53, no. 3, pp. 1039–1047, March 2005, doi: [10.1109/TMTT.2005.843507](https://doi.org/10.1109/TMTT.2005.843507)
- M. Mailand, “System Analysis of Six-Port-Based RF-Receivers,” in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 65, no. 1, pp. 319–330, Jan. 2018, doi: [10.1109/TCSI.2017.2734922](https://doi.org/10.1109/TCSI.2017.2734922)

## 3 Requirements

To build this six-port receiver, the following tools and their respective dependencies are required:

- GDSFactory: <https://github.com/gdsfactory/gdsfactory>
- Updated IHP-Open-PDK GDSFactory version: <https://github.com/iic-jku/IHP/tree/dev>
- IHP-Open-PDK: <https://github.com/iic-jku/IHP-Open-PDK>

The updated IHP-Open-PDK GDSFactory version contains all self-made RF devices and wraps existing PCells provided by the IHP-Open-PDK, allowing them to be used directly within the GDSFactory framework. This approach requires very little maintenance: if IHP changes the layout of a cell, no wrapper update is necessary. Only interface changes to a PCell function require updates.

## 4 Block Diagram

The SPARX architecture consists of the following main components:

- **Six-Port**
  - Branch Line Coupler (BLC)
  - Wilkinson Power Divider (WPD)
  - Hairpin Coupled-Line Bandpass Filter (BPF)
- **Power Detector (PD)**
  - Schottky Barrier Diode (SBD)
- **Metal Stack**
  - TopMetal2 (TM2): RF traces
  - Metal5 (M5): GND plane




Figure 1: Block Diagram of the Six-Port Receiver

## 5 SBD-based Power Detector



Figure 2: Schematic of SBD-based Power Detector

## 6 Layouts


The following figures show the chip layout of the 160 GHz six-port receiver (die area:  $1000 \times 1400\text{ }\mu\text{m}$ ).

Table 1: Chip Specifications

| Parameter      | Value                                                       |
|----------------|-------------------------------------------------------------|
| Technology     | IHP SG13G2 (130 nm CMOS)                                    |
| Die Area       | $1000 \times 1400\text{ }\mu\text{m}$ ( $1.4\text{ mm}^2$ ) |
| Supply Voltage | 1.5 V                                                       |

## 7 Acknowledgements

This project is funded by the JKU/SAL [IWS Lab](#), a collaboration of [Johannes Kepler University](#) and [Silicon Austria Labs](#).



(a) 160 GHz layout with M5 GND plane

(a) 160 GHz layout without M5 GND plane