

Complete SystemVerilog Reference Guide

Comprehensive Coverage with Examples

Author: *Shahrear Hossain Shawon*
Algo Science Lab

1 Data Types

1.1 Logic and Bit Types

SystemVerilog provides 4-state (0,1,X,Z) and 2-state (0,1) data types for hardware modeling.

```
1 // 4-state types
2 logic [7:0] data; // 8-bit
3 logic signed [15:0] s; // signed
4 reg [3:0] old_style; // legacy
5
6 // 2-state types
7 bit [7:0] fast_data; // faster simulation
8 byte signed_byte; // 8-bit signed
9 shortint si; // 16-bit signed
10 int i; // 32-bit signed
11 longint li; // 64-bit signed
```

1.2 Enumerated Types

Enumerations provide named values for better readability and type safety.

```
1 typedef enum logic [1:0] {
2     IDLE = 2'b00,
3     READ = 2'b01,
4     WRITE = 2'b10,
5     ERROR = 2'b11
6 } state_t;
7
8 state_t current_state, next_state;
```

1.3 Structures and Unions

Structures group related data, unions save space by overlapping members.

```
1 // Structure
2 typedef struct packed {
3     logic [7:0] opcode;
4     logic [15:0] addr;
5     logic [31:0] data;
6 } instruction_t;
7
8 instruction_t instr;
9
10 // Union
11 typedef union packed {
12     logic [31:0] word;
13     logic [15:0] half[2];
14     logic [7:0] byte[4];
15 } data_u;
```

1.4 Arrays

SystemVerilog supports packed, unpacked, dynamic, associative, and queue arrays.

```
1 // Packed array
2 logic [7:0][3:0] packed_arr;
3
4 // Unpacked array
5 logic [7:0] mem [0:255];
6
7 // Dynamic array
8 int dyn_arr[];
9 initial dyn_arr = new[10];
10
```

```
11 // Associative array
12 int assoc_arr[string];
13
14 // Queue
15 int queue[$];
16 queue.push_back(5);
```

2 Modules and Interfaces

2.1 Module with Parameters

Modules are the basic building blocks with optional parameters for configurability.

```
1 module adder #(
2     parameter WIDTH = 8
3 ) (
4     input logic [WIDTH-1:0] a, b,
5     input logic cin,
6     output logic [WIDTH-1:0] sum,
7     output logic cout
8 );
9     assign {cout, sum} = a + b + cin;
10 endmodule
```

2.2 Interface

Interfaces encapsulate communication signals between modules.

```
1 interface axi_if #(
2     parameter ADDR_WIDTH = 32,
3     parameter DATA_WIDTH = 32
4 ) (
5     input logic clk, rst_n
6 );
7     logic [ADDR_WIDTH-1:0] awaddr;
8     logic awvalid, awready;
9     logic [DATA_WIDTH-1:0] wdata;
10    logic wvalid, wready;
11
12    modport master (
13        output awaddr, awvalid, wdata, wvalid,
14        input awready, wready
15    );
16
17    modport slave (
18        input awaddr, awvalid, wdata, wvalid,
19        output awready, wready
20    );
21 endinterface
```

2.3 Module with Interface

```
1 module axi_master (
2     axi_if.master bus
3 );
4     always_ff @(posedge bus.clk) begin
5         if (!bus.rst_n)
6             bus.awvalid <= 0;
7         else if (bus.awready)
8             bus.awvalid <= 1;
9     end
10 endmodule
```

3 Sequential Logic

3.1 Always FF Blocks

Use `always_ff` for synthesizable sequential logic.

```

1 module dff(
2     input  logic clk, rst_n,
3     input  logic d,
4     output logic q
5 );
6     always_ff @(posedge clk or negedge rst_n)
7     begin
8         if (!rst_n)
9             q <= 1'b0;
10        else
11            q <= d;
12    end
13 endmodule

```

3.2 Counter Example

```

1 module counter #(
2     parameter WIDTH = 8
3 )(
4     input  logic clk, rst_n, en,
5     output logic [WIDTH-1:0] count
6 );
7     always_ff @(posedge clk or negedge rst_n)
8     begin
9         if (!rst_n)
10            count <= '0;
11        else if (en)
12            count <= count + 1;
13    end
14 endmodule

```

4 Combinational Logic

4.1 Always Comb Blocks

Use `always_comb` for combinational logic.

```

1 module mux4to1(
2     input  logic [1:0] sel,
3     input  logic [3:0] in,
4     output logic out
5 );
6     always_comb begin
7         case(sel)
8             2'b00: out = in[0];
9             2'b01: out = in[1];
10            2'b10: out = in[2];
11            2'b11: out = in[3];
12        endcase
13    end
14 endmodule

```

4.2 Priority and Unique

`priority` and `unique` provide synthesis and simulation checks.

```

1 module decoder(
2     input  logic [2:0] in,
3     output logic [7:0] out
4 );
5     always_comb begin
6         unique case(in)
7             3'd0: out = 8'b00000001;
8             3'd1: out = 8'b00000010;
9             3'd2: out = 8'b00000100;
10            3'd3: out = 8'b00001000;
11            3'd4: out = 8'b00010000;
12            3'd5: out = 8'b00100000;
13            3'd6: out = 8'b01000000;
14            3'd7: out = 8'b10000000;
15        endcase

```

```

16     end
17 endmodule

```

5 State Machines

5.1 FSM with Enum

Finite state machines are fundamental in digital design.

```

1 module fsm(
2     input  logic clk, rst_n,
3     input  logic start, done,
4     output logic busy
5 );
6     typedef enum logic [1:0] {
7         IDLE, ACTIVE, WAIT, COMPLETE
8     } state_t;
9
10    state_t state, next;
11
12    // State register
13    always_ff @(posedge clk or negedge rst_n)
14    begin
15        if (!rst_n)
16            state <= IDLE;
17        else
18            state <= next;
19    end
20
21    // Next state logic
22    always_comb begin
23        next = state;
24        case(state)
25            IDLE: if (start) next = ACTIVE;
26            ACTIVE: next = WAIT;
27            WAIT: if (done) next = COMPLETE;
28            COMPLETE: next = IDLE;
29        endcase
30    end
31
32    // Output logic
33    assign busy = (state != IDLE);
34 endmodule

```

6 Functions and Tasks

6.1 Functions

Functions return a single value and execute in zero simulation time.

```

1 function automatic int parity(
2     input logic [7:0] data
3 );
4     parity = ^data; // XOR reduction
5 endfunction
6
7 function automatic logic [7:0] reverse(
8     input logic [7:0] in
9 );
10    for (int i=0; i<8; i++)
11        reverse[i] = in[7-i];
12 endfunction

```

6.2 Tasks

Tasks can have multiple outputs and consume simulation time.

```

1 task automatic read_mem(
2     input  logic [7:0] addr,
3     output logic [31:0] data,
4     ref    logic [31:0] mem[]
5 );
6     #10 data = mem[addr];
7 endtask
8

```

```

9 task automatic write_mem(
10     input logic [7:0] addr,
11     input logic [31:0] data,
12     ref logic [31:0] mem[]
13 );
14     #10 mem[addr] = data;
15 endtask

```

7 Assertions

7.1 Immediate Assertions

Checked immediately like a procedural statement.

```

1 module assert_example(
2     input logic clk, rst_n,
3     input logic req, gnt
4 );
5     // Immediate assertion
6     always_comb begin
7         assert (!(req && !gnt) || gnt)
8             else $error("Grant without request");
9     end
10 endmodule

```

7.2 Concurrent Assertions

Checked based on clock edges, using sequences and properties.

```

1 module sva_example(
2     input logic clk, rst_n,
3     input logic req, gnt, done
4 );
5     // Property: grant follows request
6     property p_req_gnt;
7         @(posedge clk) disable iff (!rst_n)
8             req |-> ##[1:3] gnt;
9     endproperty
10
11     assert property (p_req_gnt)
12     else $error("Grant not received");
13
14     // Sequence: done after grant
15     sequence s_gnt_done;
16         gnt ##[1:5] done;
17     endsequence
18
19     assert property (
20         @(posedge clk) disable iff (!rst_n)
21         gnt |-> s_gnt_done
22     );
23 endmodule

```

8 Constrained Random

8.1 Classes with Constraints

Object-oriented features for verification.

```

1 class packet;
2     rand bit [7:0] addr;
3     rand bit [15:0] data;
4     rand bit [1:0] ptype;
5
6     constraint c_addr {
7         addr inside {[8'h00:8'h7F]};
8     }
9
10    constraint c_type {
11        ptype dist {
12            2'b00 := 40,
13            2'b01 := 30,
14            2'b10 := 20,
15            2'b11 := 10
16        };
17    }

```

```

18
19     function void display();
20         $display("Addr=%h Data=%h Type=%b",
21             addr, data, ptype);
22     endfunction
23 endclass
24
25 module test;
26     initial begin
27         packet pkt = new();
28         repeat(5) begin
29             assert(pkt.randomize());
30             pkt.display();
31         end
32     end
33 endmodule

```

9 Coverage

9.1 Covergroups

Functional coverage to track test completeness.

```

1 module coverage_example(
2     input logic clk,
3     input logic [2:0] opcode,
4     input logic [7:0] data
5 );
6     covergroup cg @(posedge clk);
7         cp_opcode: coverpoint opcode {
8             bins add = {3'b000};
9             bins sub = {3'b001};
10            bins mul = {3'b010};
11            bins div = {3'b011};
12            bins others = default;
13        }
14
15        cp_data: coverpoint data {
16            bins low = {[0:63]};
17            bins mid = {[64:191]};
18            bins high = {[192:255]};
19        }
20
21        cross_op_data: cross cp_opcode,
22        cp_data;
23    endgroup
24
25    cg cg_inst = new();
26 endmodule

```

10 Clocking Blocks

10.1 Synchronous Testbench

Clocking blocks provide synchronous drive and sample timing.

```

1 interface bus_if(input logic clk);
2     logic [7:0] data;
3     logic valid, ready;
4
5     clocking cb @(posedge clk);
6         default input #1step output #2;
7         output data, valid;
8         input ready;
9     endclocking
10
11     modport TB (clocking cb);
12 endinterface
13
14 program test(bus_if.TB bus);
15     initial begin
16         bus.cb.data <= 8'hAA;
17         bus.cb.valid <= 1;
18         @(bus.cb);
19         wait(bus.cb.ready == 1);
20     end

```

11 Virtual Interfaces

11.1 Polymorphism in Verification

Virtual interfaces enable dynamic interface binding.

```

1 class driver;
2     virtual bus_if vif;
3
4     function new(virtual bus_if vif);
5         this.vif = vif;
6     endfunction
7
8     task run();
9         forever begin
10             @(vif.cb);
11             vif.cb.data <= $random;
12             vif.cb.valid <= 1;
13             @(vif.cb);
14             vif.cb.valid <= 0;
15         end
16     endtask
17 endclass
18
19 module top;
20     logic clk;
21     bus_if bus(clk);
22
23     initial begin
24         driver drv = new(bus);
25         fork
26             drv.run();
27         join_none
28     end
29 endmodule

```

12 Parameterized Classes

12.1 Generic Components

```

1 class queue #(type T = int);
2     T items[$];
3
4     function void push(T item);
5         items.push_back(item);
6     endfunction
7
8     function T pop();
9         return items.pop_front();
10    endfunction
11
12    function int size();
13        return items.size();
14    endfunction
15 endclass
16
17 // Usage
18 queue#(int) int_q = new();
19 queue#(byte) byte_q = new();

```

13 Interprocess Communication

13.1 Mailbox

```

1 module ipc_example;
2     mailbox #(int) mbx = new();
3
4     initial begin // Producer
5         for (int i=0; i<10; i++) begin
6             mbx.put(i);
7             $display("Sent: %0d", i);
8             #10;
9         end
10    end

```

```

11
12    initial begin // Consumer
13        int data;
14        repeat(10) begin
15            mbx.get(data);
16            $display("Received: %0d", data);
17        end
18    end
19 endmodule

```

13.2 Semaphore

```

1 module semaphore_example;
2     semaphore sem = new(1);
3
4     task access_resource(int id);
5         sem.get();
6         $display("Task %0d accessing", id);
7         #20;
8         $display("Task %0d done", id);
9         sem.put();
10    endtask
11
12    initial fork
13        access_resource(1);
14        access_resource(2);
15    join
16 endmodule

```

14 DPI (Direct Programming Interface)

14.1 Importing C Functions

```

1 // C function
2 import "DPI-C" function int c_add(
3     input int a, input int b
4 );
5
6 module dpi_test;
7     initial begin
8         int result;
9         result = c_add(5, 3);
10        $display("Result = %0d", result);
11    end
12 endmodule

```

15 Advanced Memory Modeling

15.1 Associative Array with Methods

```

1 module mem_model;
2     int mem[bit[15:0]];
3
4     initial begin
5         mem[16'h0000] = 32'hDEADBEEF;
6         mem[16'h0100] = 32'hCAFEBABE;
7
8         // Iterate
9         foreach(mem[addr]) begin
10            $display("Addr=%h Data=%h",
11                addr, mem[addr]);
12        end
13
14        // Check existence
15        if (mem.exists(16'h0000))
16            $display("Address exists");
17
18        // Delete
19        mem.delete(16'h0000);
20        $display("Size: %0d", mem.size());
21    end
22 endmodule

```

16 Practical Examples

16.1 FIFO Design

```

1 module fifo #(
2     parameter DEPTH = 16,
3     parameter WIDTH = 8
4 )(
5     input  logic clk, rst_n,
6     input  logic wr_en, rd_en,
7     input  logic [WIDTH-1:0] wr_data,
8     output logic [WIDTH-1:0] rd_data,
9     output logic full, empty
10 );
11     logic [WIDTH-1:0] mem[DEPTH];
12     logic [$clog2(DEPTH):0] wr_ptr, rd_ptr;
13
14     assign full = (wr_ptr[$clog2(DEPTH)] !=
15                   rd_ptr[$clog2(DEPTH)]) &&
16                   (wr_ptr[$clog2(DEPTH)-1:0]
17                   ==
18                   rd_ptr[$clog2(DEPTH)-1:0]);
19     assign empty = (wr_ptr == rd_ptr);
20
21     always_ff @(posedge clk or negedge rst_n)
22     begin
23         if (!rst_n) begin
24             wr_ptr <= '0;
25             rd_ptr <= '0;
26         end else begin
27             if (wr_en && !full)
28                 wr_ptr <= wr_ptr + 1;
29             if (rd_en && !empty)
30                 rd_ptr <= rd_ptr + 1;
31         end
32     end
33
34     always_ff @(posedge clk) begin
35         if (wr_en && !full)
36             mem[wr_ptr[$clog2(DEPTH)-1:0]] <=
37                 wr_data;
38     end
39
40     assign rd_data =
41         mem[rd_ptr[$clog2(DEPTH)-1:0]];
42 endmodule

```

16.2 UART Transmitter

```

1 module uart_tx #(
2     parameter CLK_FREQ = 50_000_000,
3     parameter BAUD_RATE = 115200
4 )(
5     input  logic clk, rst_n,
6     input  logic [7:0] data,
7     input  logic start,
8     output logic tx,
9     output logic busy
10 );
11     localparam CLKS_PER_BIT =
12         CLK_FREQ / BAUD_RATE;
13
14     typedef enum logic [2:0] {
15         IDLE, START, DATA, STOP
16     } state_t;
17

```

```

18     state_t state;
19     logic [7:0] tx_data;
20     logic [$clog2(CLK_PER_BIT)-1:0] clk_cnt;
21     logic [2:0] bit_cnt;
22
23     assign busy = (state != IDLE);
24
25     always_ff @(posedge clk or negedge rst_n)
26     begin
27         if (!rst_n) begin
28             state <= IDLE;
29             tx <= 1;
30             clk_cnt <= 0;
31             bit_cnt <= 0;
32         end else begin
33             case(state)
34                 IDLE: begin
35                     tx <= 1;
36                     if (start) begin
37                         tx_data <= data;
38                         state <= START;
39                         clk_cnt <= 0;
40                     end
41                 end
42                 START: begin
43                     tx <= 0;
44                     if (clk_cnt ==
45                         CLKS_PER_BIT-1) begin
46                         state <= DATA;
47                         clk_cnt <= 0;
48                         bit_cnt <= 0;
49                     end else
50                         clk_cnt <= clk_cnt +
51                             1;
52                 end
53                 DATA: begin
54                     tx <= tx_data[bit_cnt];
55                     if (clk_cnt ==
56                         CLKS_PER_BIT-1) begin
57                         clk_cnt <= 0;
58                         if (bit_cnt == 7)
59                             state <= STOP;
60                         else
61                             bit_cnt <= bit_cnt
62                                 + 1;
63                     end else
64                         clk_cnt <= clk_cnt +
65                             1;
66                 end
67                 STOP: begin
68                     tx <= 1;
69                     if (clk_cnt ==
70                         CLKS_PER_BIT-1)
71                         state <= IDLE;
72                     else
73                         clk_cnt <= clk_cnt +
74                             1;
75                 end
76             endcase
77         end
78     end
79 endmodule

```

Conclusion

This reference covers the essential SystemVerilog constructs for both RTL design and verification. SystemVerilog combines the best of Verilog with modern programming concepts, making it the industry standard for digital design and verification.