
QFN-48
⇒ 56 pins
(p)
some 8xVSS pins connected to package GND
RISC-V
CPU
IQ-Modulator
Debug
Debug
SPI
I²C
UART
clk_i
reset_n_i
so
si
sck
srom_ce
VDD_IO
VSS_IO
VDD_Core
VSS
sda_i/_o
scl
rx
tx
GPIO_i[0]
GPIO_i[1]
GPIO_i[2]
GPIO_i[3]
GPIO_o[0]
GPIO_o[1]
GPIO_o[2]
GPIO_o[3]
VDD_ANA
I_p_i/_o
I_n_i/_o
Q_p_i/_o
Q_n_i/_o
Vinp_I
Vinn_I
Voutp_I_RF
Voutn_I_RF
Voutn_Q_RF
Voutp_Q_RF
Vinn_Q
Vinp_Q
ANT (TX)
•) VDD_ANA = 1.5V
•) VDD_Core = 1.5V
•) VDD_IO = 3.3V
Debugging:
•) Vinp_I / Vinn_I:
→ MFB LPF TF ✓
•) LO_Q/Ix_i/_o:
→ LO functionality ✓
•) Vinp_Q/I_i/_o:
→ DSM functionality ✓