




```
.temp 27
.control
option sparse
save all
tran 0.1p 300p
write mosfet_diode_settling.raw
.endc
```



→ simulate

➡ load waves

```
.lib cornerMOSlv.lib mos_tt
```



(c) 2024 H. Pretl, Apache-2.0 license
mosfet diode settling.sch

2025-03-16 12:06:35