Analog Circuit Design

Harald Pretl Michael Koefinger

2024-08-27

Table of contents

	Introduction	2
	IHP's SG13G2 130nm CMOS Technology	3
	Schematic Entry Using Xschem	
	Circuit Simulation Using ngspice	3
	Integrated IC Design Environment (IIC-OSIC-TOOLS)	4
	First Steps	4
	The Metal-Oxide-Semiconductor Field-Effect-Transistor (MOSFET)	4
	Conclusion	11
	Transistor Sizing Using gm/ID Methodology	11
	MOSFET Characterization Testbench	12
	NMOS Characterization	12
	PMOS Characterization	21
	First Circuit: MOSFET Diode	28
	MOSFET Diode Sizing	29
	MOSFET Diode Large-Signal Behaviour	30
	MOSFET Diode Small-Signal Analysis	31
	MOSFET Diode Stability Analysis	32
	MOSFET Diode Noise Calculation	34
	Conclusion	37
	Current Mirror	37
	Differential Pair	38
	Differential Operation of the Diffpair	39
	Common-Mode Operation of the Diffpair	40
	A Basic 5-Transistor OTA	41
	Voltage Buffer with OTA	43
	Large-Signal Analysis of the OTA	44
	Small-Signal Analysis of the OTA	44
	5T-OTA Sizing	50
Siz	ing for Basic 5T-OTA	50
	5T-OTA Simulation	55

5T-OTA Simulation versus PVT
Plots
gain_vs_temp
gain_vs_vin 58
gain_vs_vdd
gain_vs_corner
bw_vs_temp
bw_vs_vin
bw_vs_vdd
bw_vs_corner
noise_vs_temp
noise_vs_vin
noise_vs_vdd
noise_vs_corner
settling_vs_temp
settling_vs_vin
settling_vs_vdd
settling_vs_corner
Cascode Stage
A Fully-Differential OTA
Biasing the OTA
An RC-OPAMP Filter
Summary & Conclusion
Appendix: Middlebrook's Method
Appendix: ngspice Cheatsheet
Commands
Options
Convergence Helper
Appendix: Yschem Cheatsheet 76

Introduction

This is the material for an intermediate-level MOSFET circuit design course, held at JKU under course number 336.009 ("KV Analoge Schaltungstechnik").

The course makes heavy use of circuit simulation, using **Xschem** for schematic entry and **ngspice** for simulation. The 130nm CMOS technology **SG13G2** from IHP Microelectronics is used.

Tools and PDK are integrated in the IIC-OSIC-TOOLS Docker image, which will be used during the coursework.

Note

All course material is made publicly available on GitHub and shared under the Apache- 2.0 license.

IHP's SG13G2 130nm CMOS Technology

SG13G2 is the name of a 130nm CMOS technology (strictly speaking BiCMOS) from IHP Microelectronics. It features low-voltage (thin-oxide) core MOSFET, high-voltage (thick-oxide) I/O MOSFET, various types of linear resistors, and 7 layers of Aluminium metallization (5 thin plus 2 thick metal layers). This PDK is open-source, and the complete process specification can be found at SG13G2 process specification. While we will not do layouts in this course, the layout rules can be found at SG13G2 layout rules.

For our circuit design, the most important parameters of the available devices are summarized in the following:

- Low-voltage NMOS: Device sg13_lv_nmos; operating voltage nominal $V_{\rm DD}=1.5\,{\rm V},$ $L_{\rm min}=0.13\,\mu{\rm m},\,V_{\rm th}\approx0.5\,{\rm V};$ a triple-well option for the NMOS is available.
- Low-voltage PMOS: Device sg13_lv_pmos; operating voltage nominal $V_{\rm DD}=1.5~{\rm V},$ $L_{\rm min}=0.13~\mu{\rm m},~V_{\rm th}\approx-0.47~{\rm V}.$
- High-voltage NMOS: Device sg13_hv_nmos; operating voltage nominal $V_{\rm DD}=3.3\,{\rm V},\,L_{\rm min}=0.45\,\mu{\rm m},\,V_{\rm th}\approx0.7\,{\rm V};$ a triple-well option for the NMOS is available.
- High-voltage PMOS: Device sg13_hv_pmos; operating voltage nominal $V_{\rm DD}=3.3\,{\rm V},\,L_{\rm min}=0.45\,\mu{\rm m},\,V_{\rm th}\approx-0.65\,{\rm V}.$
- Silicided poly resistor: Device rsil; $R_{\square} = 7 \Omega \pm 10\%$, $TC_1 = 3100 \text{ ppm/K}$
- Poly resistor: Device rppd; $R_{\square}=260\,\Omega\pm10\%,\,\mathrm{TC_1}=170\,\mathrm{ppm/K}$
- Poly resistor high: Device rhigh; $R_{\square}=1360\,\Omega\pm15\%,\,\mathrm{TC_1}=-2300\,\mathrm{ppm/K}$
- MIM capacitor: Device cap_cmim; $C' = 1.5 \, \mathrm{fF}/\mu \mathrm{m}^2 \pm 10\%$, $\mathrm{VC}_1 = -26 \mathrm{ppm/V}$, $\mathrm{TC}_1 = 3.6 \mathrm{ppm/K}$, breakdown voltage $> 15 \, \mathrm{V}$
- MOM capacitor: The metal stack is well-suited for MOM capacitors due to 5 thin metal layers, but no primitive capacitor device is available at this point.

Schematic Entry Using Xschem

Xschem is an open-source schematic entry tool with emphasis on integrated circuits. For up-to-date information of the many features of Xschem and the basic operation of it please look at the available online documentation. Usage of Xschem will be learned with the first few basic examples, essentially using a single MOSFET. The usage model of Xschem is that the schematic is hierarchically drawn, and the simulation and evaluation statements are contained in the schematics. Further, Xschem offers embedded graphing, which we will mostly use.

Circuit Simulation Using ngspice

ngspice is an open-source circuit simulator with SPICE dependency (Nagel 1975). Besides the usual simulated types like op (operating point), dc (dc sweeps), tran (time-domain), or ac (small-signal frquency sweeps), ngspice offers a script-like control interface, where many different simulation controls and result evaluations can be done. For detailed information please refer to the latest online manual.

Integrated IC Design Environment (IIC-OSIC-TOOLS)

In order to make use of the various required components (tools like Xschem and ngspice, PDKs like SG13G2) easier, we will use the **IIC-OSIC-TOOLS**. This is a pre-compiled Docker image which allows to do circuit design on a virtual machine on virtually any type of computing equipment (personal PC, Raspberry Pi, cloud server) on various operating systems (Windows, macOS, Linux). For further information like installed tools, how to setup a VM, etc. please look at IIC-OSIC-TOOLS GitHub page.

Tip

Please make sure to receive information about your personal VM access ahead of the course start.

Experienced users can install this image on their personal computer, for JKU students the IIC will host a VM on our compute cluster and provide personal login credentials.

Note

In this course, we assume that students have a basic knowledge of Linux and how to operate it using the terminal. If you are not yet familiar with Linux (which is basically a must when doing integrated circuit design as many tools are only available on Linux), then please check out a Linux introductory course or tutorial online, there are many ressources available.

First Steps

In this first chapter we will learn to use Xschem for schematic entry, and how to operate the ngspice SPICE simulator for circuit simulations. Further, we will make ourself familiar with the transistor and other passive components available in the IHP Microelectronics SG13G2 technology. While this is strictly speaking a BiCMOS technology offering MOSFETs as well as SiGe HBTs, we will use it as a pure CMOS technology.

The Metal-Oxide-Semiconductor Field-Effect-Transistor (MOSFET)

In this course, we will not dive into semiconductor physics and derive the device operation bottom-up starting from a fundamental level governed by quantum mechanics. Instead, we will treat the MOSFET as a macroscopic by assuming we have a 4-terminal device, and the performance of this device regarding its terminal voltages and currents we will largely derive from the simulation model.

The circuit symbol that we will use for the n-channel MOSFET is shown in Figure 1, and for the p-channel MOSFET it is shown in Figure 2. A control voltage between gate ("G") and source ("S") causes a current to flow between drain ("D") and source. The MOSFET is a 4-terminal device, so the bulk ("B") can also control the drain-source current flow. Often, the bulk is connected to source, and then the bulk terminal is not shown to declutter the schematics.

Note

Strictly speaking is the drain-source current of a MOSFET controlled by the voltage between gate and bulk and the voltage between drain and source. Since bulk is often connected to source anyway, and many circuit designers historically were already familiar with the operation of the bipolar junction transistor, it is common to consider the gate-source voltage (besides the drain-source voltage) as the controlling voltage. This focus on gate-source implies that the source is special compared to the drain. In a typical physical MOSFET, however, the drain and source are constructed exactly the same, and which terminal is drain, and which terminal is source, is only determined by the applied voltage potentials, and can change dynamically during operation (think of a MOSFET operating as a switch... which side is the drain, which side is the source?). Unfortunately, this focus on a "special" source has made its way into some MOSFET compact models. The model that is used in SG13G2 luckily uses the PSP model, which is formulated symmetrically with regards to drain and source, and is thus very well suited for analog and RF circuit design. For a detailed understanding of the PSP model please refer to the model documentation.




Figure 1: Circuit symbol of n-channel MOSFET.

Source: Article Notebook




Figure 2: Circuit symbol of p-channel MOSFET.

For hand calculations and theoretical discussions we will use the following simplified large-signal model, shown in Figure 3. A current source $I_{\rm DS}$ models the current flow between drain and source, and it is controlled by the three control voltages $V_{\rm GS}, V_{\rm DS}$, and $V_{\rm SB}$. Note that in this way (since $I_{\rm DS}=f(V_{\rm DS})$) also a resistive behavior between D and S can be modelled. In case that B and S are shorted then simply $V_{\rm SB}=0$.

Source: Article Notebook




Figure 3: The MOSFET large-signal model.

Source: Article Notebook

In an ideal MOSFET no dc current is flowing into the gate, the behavior is purely capacitive. We model this by two capacitors: $C_{\rm GG} = C_{\rm GS} + C_{\rm GD}$ is the total capacitance when looking into the gate of the MOSFET. $C_{\rm GS}$ is usually the dominant capacitance, and $C_{\rm GD}$ models the capacitive feedback between D and G, usually induced by a topological overlap capacitance in the physical construction of the MOSFET. This capacitance is often small compared to

 $C_{\rm GS}$, but in situations where we have a large voltage swing at the drain this capacitance will be affected by the Miller effect. In hand calculations we will often set $C_{\rm GD}=0$.

Note

The bulk connection in Figure 3 seems floating as we only consider it a control terminal, where the potential difference between source and bulk influences the behaviour of the MOSFET. However, we do not consider resistive or capacitive effects associated with this node, which is of course a gross simplification, but nevertheless one we will make in this course.

Now, as we are skipping the bottom-up approach of deriving the MOSFET large-signal behaviour from basic principles, we need to understand the behaviour of the elements of the large-signal model in Figure 3 by using a circuit simulator and observing what happens. And generally, a first step in any new IC technology should be to investigate basic MOSFET performance, by doing simple dc sweeps of $V_{\rm GS}$ and $V_{\rm DS}$ and looking at $I_{\rm DS}$ and other large-and small-signal parameters.

As a side note, the students who want to understand MOSFET behaviour from a physical angle should consult the MOSFET chapter from the JKU course "Design of Complex Integrated Circuits" (VL 336.048). A great introduction into MOSFET operation and fabrication is given in (Hu 2010), which is available freely online and is a recommended read. A very detailed description of the MOSFET (leaving usually no question unanswered) is provided in (Tsividis and McAndrew 2011).

Now, in order to get started, basic Xschem testbenches are prepared, and first simple dc sweeps of various voltages and currents will be done. But before that, please look at the import note below!

Important

Throughout this material, we will stick to the following notations:

- A dc quantity is shown with an upper-case letter with upper-case subscripts, like $V_{\rm GS}$.
- Double-subscripts denote dc sources, like $V_{\rm DD}$ and $V_{\rm SS}$.
- An ac (small-signal) quantity is a lower-case letter with a lower-case subscript, like $g_{\rm m}$.
- A total quantity (dc plus ac) is shown as a lowercase letter with upper-case subscript, like $i_{\rm DS}$.
- A upper-case letter with a lower-case subscript is used to denote RMS quantities, like I_{ds} .

Large-Signal MOSFET Model

We start with an investigation into the large-signal MOSFET model shown in Figure 3 by using the simple testbench for the LV NMOS shown in Figure 4.




Figure 4: Testbench for NMOS dc sweeps.



Please try to execute the following steps and answer these questions:

- 1. Get the LV NMOS testbench (available at https://github.com/iic-jku/analog-circuit-design/blob/main/xschem/dc_lv_nmos.sch) working in your IIC-OSIC-TOOLS environment.
- 2. Make yourself familiar with Xschem (change the schematic in various ways, run a simulation, graph the result).
- 3. Make youself familiar with ngspice (run various simulations, save nets and parameters, use the embedded Xschem graphing, explore the interactive ngspice shell to look at MOSFET model parameters).
- 4. Explore the LV NMOS sg13_lv_nmos:
 - 1. How is I_{DS} affected by V_{GS} and V_{DS} ?
 - 2. Change W and L of the MOSFET. What is the impact on the above parameters? Can you explain the variations?
 - 3. When looking at the model parameters in ngspice, you see that there is a $C_{\rm GD}$ and a $C_{\rm DG}$. Why is this, what could be the difference? Sometimes these capacitors show a negative value, why?
- 5. Build testbenches in Xschem for the LV PMOS, the HV NMOS, and the HV PMOS. Explore the different results.
 - 1. For a given W and L, which device provides more drain current? How are the capacitances related?

- 2. If you would have to size an inverter, what would be the ideal ratio of W_n/W_n ? Will you exactly design this ratio, or are the reasons to deviate?
- 3. There are LV and HV MOSFETs, and you investigated the difference in performance. What is the rationale when designing circuits for selection either an LV type, and when to choose an HV type?
- 6. Build a test bench to explore the body effect, start with LV NMOS.
 - 1. What happens when $V_{\rm BS} \neq 0$?

Small-Signal MOSFET Model

As you have seen in the previous investigations, the large-signal model of Figure 3 describes the behaviour of the MOSFET across a wide range of voltages applied at the MOSFET terminals. Unfortunately, for hand analysis dealing with a nonlinear model is close to impossible, at the very least it is quite tedious.

However, for many practical situations, we bias a MOSFET with a set of dc voltages applied to its terminal, and only apply small signal excursions during operation. If we do this, we can linearize the large-signal model in this dc operating point, and resort to a small-signal model which can be very useful for hand calculations. Many experienced designers analyze their circuits by doing these kind of hand calculations and describing the circuit analytically, which is a great way to understand fundamental performance limits and relationships between parameters.

We will use the small-signal MOSFET model shown in Figure 5 for this course. The current-source $i_{\rm ds}=g_{\rm m}v_{\rm gs}$ models the drain current as a function of $v_{\rm gs}$, and the resistor $g_{\rm ds}$ models the dependency of the drain current by $v_{\rm ds}$. The drain current dependency on the source-bulk voltage (the so-called "body effect") is introduced by the current source $i_{\rm ds}=g_{\rm mb}v_{\rm sb}$.

Source: Article Notebook




Figure 5: The MOSFET small-signal model.

Source: Article Notebook

As any electronic device the MOSFET introduces noise into the circuit. In this course we will only consider the drain-source current noise of the MOSFET, given by

$$\overline{I_{\rm n}^2} = 4kT\gamma g_{\rm d0},\tag{1}$$

where $\overline{I_{\rm n}^2}$ is the power-spectral density of the noise in A²/Hz; k is the Boltzmann constant; T is the absolute temperature; γ is a parameter in simplified theory changing between $\gamma=2/3$ in saturation and $\gamma=1$ for triode operation; $g_{\rm d0}$ is equal to $g_{\rm m}$ in saturation and $g_{\rm ds}$ in triode).

Note

Sometimes we will refer to different operating modes of the MOSFET like "saturation" or "triode". Generally speaking, when the drain-source voltage is small, then the MOSFET acts as a resistor, and this mode of operation we call "triode" mode. When the drain-source voltage is increased, at some point the drain-source current saturates and is no longer a strong function of the drain-source voltage. This mode is called "saturation" mode. As you can see in the large-signal investigations, these transitions happen gradually, and it is difficult to define a precise point where one operating mode switches to the other one. In this sense we use terms like "triode" and "saturation" only in an approximative sense.

Now we need to see how the small-signal parameters seen in Figure 5 can be investigated and estimated using circuit simulation.

Exercise

Please try to execute the following steps and answer the following questions:

- 1. Reuse the LV NMOS testbench (available at https://github.com/iic-jku/analog-circuit-design/blob/main/xschem/dc_lv_nmos.sch).
- 2. Explore the LV NMOS sg13_lv_nmos:
 - 1. How are $g_{\rm m}$ and $g_{\rm ds}$ changing when you change the dc node voltages?
 - 2. What is the ratio of $g_{\rm m}$ to $g_{\rm mb}$? What is the physical reason behind this ratio (you might want to revisit MOSFET device physics at this point)?
 - 3. Take a look at the device capacitances $C_{\rm gs}$ and $C_{\rm gd}$. Why are they important? What is the relation to $f_{\rm T}$? Note: $f_{\rm T}$ is the transit frequency where the current gain of the MOSFET drops to 1, and can be approximated by $2\pi f_{\rm T} = g_{\rm m}/C_{\rm gg}$.
 - 4. Look at the drain noise current according to the MOSFET model and compare with a hand calculation of the noise. In the noise equation there is the factor γ , which in triode is $\gamma = 1$ and in saturation is $\gamma = 2/3$ according to basic text books. Which value of γ are you calculating? Why might it be different?
- 3. Go back to your testbench for the LVS PMOS sg13_lv_pmos:

1. What is the difference in $g_{\rm m}$, $g_{\rm ds}$, and other parameters between the NMOS and the PMOS? Why could they be different?

Conclusion

Congratulations for making it thus far! By now you should have a solid grasp of the tool handling of Xschem and ngspice, and you should be familiar with the large- and small-signal operation of both NMOS and PMOS, and the parameters describing these behaviours. If you feel you are not sufficiently fluent in these things, please go back to the beginning of Section and revisit the relevant sections, or dive into further reading about the MOSFET operation, like in (Hu 2010).

Transistor Sizing Using gm/ID Methodology

When designing integrated circuits it is an important question how to select various parameters of a MOSFET, like W, L, or the bias current $I_{\rm D}$. In comparison to using discrete components in PCB design, or also compared to a bipolar junction transistor (BJT), we have these degrees of freedom, which make integrated circuit design so interesting.

Often, transistor sizing in entry-level courses is based on the square-law model, where a simple analytical equation for the drain current can be derived. However, in nanometer CMOS, the MOSFET behaviour is much more complex than these simple models. Also, this highly simplified derivations introduce concepts like the threshold voltage or the overdrive voltage, which are interesting from a theoretical viewpoint, but bear little practical use.

Note

One of the many simplifactions of the square-law model is that the mobility of the charge carriers is assumed constant (it is not). Further, the existence of a threshold voltage is assumed, but in fact this voltage is just existing given a certain definition, and depending on definition, its value changed. In addition, in nm CMOS, the threshold voltage is a function on many thing, like W and L.

An additional shortcoming of the square-law model is that it is only valid in strong inversion, i.e. for large $V_{\rm GS}$ where the drain current is dominated by the drift current. As soon as the gate-source voltage gets smaller, the square-law model breaks, as the drain current component based on diffusion currents gets dominant. Modern compact MOSFET models (like the PSP model used in SG13G2) use hundreds of parameters and fairly complex equations to somewhat properly describe MOSFET behaviour over a wide range of parameters like W, L, and temperature. A modern approach to MOSFET sizing is thus based on the thought to use exactly these MOSFET models, characterize them, put the resulting data into tables and charts, and thus learn about the complext MOSFET behaviour and use it for MOSFET sizing.

Being a well-established approach we select the $g_{\rm m}/I_{\rm D}$ methodology introduced by P. Jespers and B. Murmann in (Jespers and Murmann 2017). A brief introduction is available here as well.

The $g_{\rm m}/I_{\rm D}$ methodology has the huge advantage that is catches MOSFET behavior quite accurately over a wide range of operating conditions, and the curves look very similar for pretty much all CMOS technologies, form micrometer bulk CMOS down to nanometer FinFET devices. Of course the absolute values change, but the method applies universally.

MOSFET Characterization Testbench

In order to get the required tabulated data we use a testbench in Xschem which sweeps the terminal voltages, and records various large- and small-signal parameters, which are then stored in large tables. The testbench for the LV NMOS is shown in Figure 6, and the TB for the LV PMOS is shown in Figure 7.




Figure 6: Testbench for LV NMOS $g_{\rm m}/I_{\rm D}$ characterization.

We will use Jupyter notebooks to inspect the resulting data, and interpret some important graphs. This will greatly help to understand the MOSFET behaviour.

NMOS Characterization

First, we will start looking at the LV NMOS. In Section we have the corresponding graphs for the LV PMOS. In this lecture, we will only use the LV MOSFETs. While there are also the HV types available, they are mainly used for high-voltage circuits, like circuits




Figure 7: Testbench for LV PMOS $g_{\rm m}/I_{\rm D}$ characterization.

connecting to the outside world. Here, we only will design low-voltage circuits running at a nominal supply voltage of 1.5 V, so only the LV types are of interest to us.

The first import graph is the plot of $g_{\rm m}/I_{\rm D}$ and $f_{\rm T}$ versus the gate-source voltage $V_{\rm GS}$. First let us answer the question why $g_{\rm m}/I_{\rm D}$ is a good parameter to look at, and actually this is also the central parameter in the $g_{\rm m}/I_{\rm D}$ methodology. In many circuits that are biased in class-A (i.e., with a constant quiescent current that is larger than the largest signal excursion, see biasing) we want to get a large amplification from a MOSFET, which corresponds to a large $g_{\rm m}$. We want this by spending the minimum biasing current possible (ideally zero), as we always design for minimum power consumption. Thus, a high $g_{\rm m}/I_{\rm D}$ ratio is good.

Note

Designing for minimum power consumption is pretty much always mandated. For battery-operated equipment it is a paramount requirement, but also in other equipment electrical energy consumption is a concern, and often severly limited by the cooling capabilities of the electrical system.

However, as can be seen in the below plot, there exists a strong and unfortunate trade-off with device speed, characterized here by the transit frequency $f_{\rm T}$. It would be ideal if there exists a design point where we get high transconductance per bias current concurrently to having the fastest operation, but unfortunately, this is clearly not the case. The $g_{\rm m}/I_{\rm D}$ peaks for $V_{\rm GS} < 0.3\,{\rm V}$, and the highest speed we get at $V_{\rm GS} \approx 1.2\,{\rm V}$. The dashed vertical line plots the nominal threshold voltage, as you can see in this continuum of parameter space, it marks not a particularly special point.

Note that

$$\frac{g_{\rm m}}{I_{\rm D}} = \frac{1}{nV_{\rm T}} \tag{2}$$

for a MOSFET in weak inversion (i.e., small gate-source voltage). n is the subthreshold slope, and $V_{\rm T} = kT/q$ which is 25.8 mV at 300 K. We thus have $n \approx 1.38$ for this LV NMOS, which falls nicely into the usual range for n of 1.3 to 1.5 for bulk CMOS (FinFET have n very close to 1).

For the classical square-law model of the MOSFET in strong inversion, $g_{\rm m}/I_{\rm D}$ is given as


$$\frac{g_{\rm m}}{I_{\rm D}} = \frac{2}{V_{\rm GS} - V_{\rm th}} = \frac{2}{V_{\rm od}}$$
 (3)

with $V_{\rm th}$ the threshold voltage and $V_{\rm od}$ the so-called "overdrive voltage."


Note

Why are we so often using $300\,\mathrm{K}$ for a typical condition? As this corresponds to roughly $27^{\circ}\mathrm{C}$, this accounts for some self heating compared to otherwise usual room temperatures. Further, engineers like round numbers which are easy to remember, so $300\,\mathrm{K}$ is used as a proxy for room temperature.


As we can also see from belows plot, the peak transit frequency of the LV NMOS is about 75 GHz, which allows building radio-frequency circuits up to ca. $f_{\rm T}/10=7.5\,{\rm GHz}$, which is a respectible number. It is no coincidence, that the transition for RF design in the GHz-range switched from BJT-based technologies to CMOS roughly in the timeframe when 130nm CMOS became available (ca. 2000).



The following figure plots $f_{\rm T}$ against $g_{\rm m}/I_{\rm D}$ for several different L. As you can see, device speeds maximizes for a low $g_{\rm m}/I_{\rm D}$ and a short L. As you can see the drain-source voltage is kept at $V_{\rm DS}=0.75\,{\rm V}=V_{\rm DD}/2$, which is a typical value keeping the MOSFET in saturation across the characterization sweeps. Further, the source-bulk voltage is kept at $V_{\rm SB}=0\,{\rm V}$, which means bulk and source terminals are connected.



The next plot shows the ratio of $g_{\rm m}/g_{\rm ds}$ versus $g_{\rm m}/I_{\rm D}$. The ratio $g_{\rm m}/g_{\rm ds}$ is the so-called "self-gain" of the MOSFET, and shows the maximum voltage gain we can achieve in a single transistor configuration. As one can see the self gain increases for increasing L, but this also gives a slower transistor, so again there is a trade-off. This plot allows us to select the proper L of a MOSFET if we know which amount of self gain we need.



The following figure plots the drain current density $I_{\rm D}/W$ as a function of $g_{\rm m}/I_{\rm D}$ and L. With this plot we can find out how to set the W of a MOSFET once we know the biasing current $I_{\rm D}$, the L (selected according to self gain, $f_{\rm T}$, and other considerations) and the $g_{\rm m}/I_{\rm D}$ design point we selected. The drain current density $I_{\rm D}/W$ is a very useful nomalized metric to use, because the physical action in the MOSFET establishes a charge density in the channel below the gate, and the changing of the W of the device merely transforms this charge density into an absolute parameter (together with L).



The following plot shows the minimum drain-source voltage $V_{\rm ds,sat}$ that we need to establish in order to keep the MOSFET in saturation. As you can see, this value is almost independent of L, and increases for small $g_{\rm m}/I_{\rm D}$. So for low-voltage circuits, where headroom is precious, we tend to bias at $g_{\rm m}/I_{\rm D} \geq 10$, wheres for fast circuits we need to go to small $g_{\rm m}/I_{\rm D} \leq 5$ requiring substantial voltage headroom per MOSFET stage that we stack on top of each other.



For analog circuits the noise performance is usually quite important. Thermal noise of a resistor (the Johnson-Nyquist noise) has a flat power-spectral density (PSD) given by $\overline{V_{\rm n}^2}/\Delta f = 4kTR$, where k is Boltzmann's constant, T absolute temperature, and R the value of the resistor (the unit of $\overline{V_{\rm n}^2}/\Delta f$ is $V^2/{\rm Hz}$). This PSD is essentially flat until very high frequencies where quantum effects start to kick in.

Note


We usually leave the Δf away for a shorter notation, so we write $\overline{V_n^2}$ when we actually mean $\overline{V_n^2}/\Delta f$.

Please also note that the pair of kT pretty much always shows up together, so when you do a calculation and you miss the one or the other, that is often a sign for miscal-culation

Further, when working with PSD there is the usage of a one-sided (f runs from 0 to ∞) or two-sided PSD (f runs from $-\infty$ to ∞). The default in this lecture is the usage of a **one-sided PSD**.

In this lecture the only MOSFET noise we consider is the drain noise (as discussed in Section), showing up as a current noise between drain and source. For a for realistic MOSFET noise model, also a (correlated) gate noise component and the thermal noise of the gate resistance needs to be considered.

The factor γ (Equation 1) is a function of many things (in classical theory, $\gamma=2/3$ in saturation and $\gamma=1$ in triode), and it is characterized in the following plot as a function of $g_{\rm m}/I_{\rm D}$ and L. So when calculating MOSFET noise we can lookup γ in the below plot, and use Equation 1 to calculate the effective drain current noise.



Source: Article Notebook


In a MOSFET, unfortunately, besides the thermal noise according to Equation 1, there is also a substantial low-frequency excess noise, called "flicker noise" due to its characteristic $\overline{I_{\rm d,nf}^2}=K_{\rm f}/f$ behaviour (this means that this noise PSD decreases versus frequency). In order to characterize this flicker noise the following plot shows the cross-over frequency $f_{\rm co}$, where the flicker noise is as large as the thermal noise. As can be seen in the below plot, this frequency is a strong function of L and $g_{\rm m}/I_{\rm D}$. Generally, the flicker noise is proportional to $(WL)^{-1}$, so the larger the device is, the lower the flicker noise. The parameter $g_{\rm m}/I_{\rm D}$ largely stays constant when we keep W/L constant, so for a given $g_{\rm m}/I_{\rm D}$ flicker noise is proportinal to $1/L^2$. However, increasing L lowers device speed dramatically, so here we have a trade-off between flicker-noise performance and MOSFET speed, and this can have dramatic consequences for high-speed circuits.

Note

The physical origin of flicker noise is the crystal interface between silicon (Si) and the silicondioxide (SiO₂). Since these are different materials, there are dangling bonds,

which can capture charge charriers travelling in the channel. After a random time, these carriers are released, and flicker noise is the result. The amount of flicker noise is a function of the manufacturing process, and will generally be different between device types and wafer foundries.

As you can see in the following plot, $f_{\rm co}$ can reach well into the 10's of MHz for short MOSFETs, significantly degrading the noise performance of a circuit.



Source: Article Notebook

PMOS Characterization

In the following, we have the same plots as discussed in Section, but now for the PMOS.

Note

In all PMOS plots we plot positive values for voltages and currents, to have compatible plots to the NMOS. Of course, in a PMOS, voltages and currents have different polarity compared to the NMOS.

 $g_{\rm m}/I_{\rm D}$ and $f_{\rm T}$ versus the gate-source voltage $V_{\rm GS}$:




 $f_{\rm T}$ against $g_{\rm m}/I_{\rm D}$ for several different L. One can see significantly lower top speed for the PMOS compared to the NMOS, which means for high-speed circuits the NMOS should be used



 $g_{\rm m}/g_{\rm ds}$ versus $g_{\rm m}/I_{\rm D}$. Unfortunately, one can see a modelling error for the PMOS in this plot. The self gain $g_{\rm m}/g_{\rm ds}$ reaches non-physical values, which indicates an issue with the $g_{\rm ds}$ modelling for the PMOS. We can not use these values for our circuit sizing, so we will use the respective NMOS plots also for the PMOS.

! Important

This example shows how important it is to benchmark the device models when starting to use a new technology. Modelling artifacts like the one shown are quite often happening, as setting up the device compact models and parametrizing them according to measurement data is a very complex task. In any case, just be aware that modelling issues could exist in whatever PDK you are using!




Drain current density $I_{\rm D}/W$ as a function of $g_{\rm m}/I_{\rm D}$ and $L\!\!:$




Minimum drain-source voltage $V_{\rm ds,sat}$ versus $g_{\rm m}/I_{\rm D}$ and L:



Noise factor γ versus $g_{\rm m}/I_{\rm D}$ and $L\!\!:$



Flicker noise corner frequency $f_{\rm co}$ versus $g_{\rm m}/I_{\rm D}$ and L. If you compare this figure carefully with the NMOS figure you can see that for some operating points the flicker noise for the PMOS is lower than for the NMOS. This is often true for CMOS technologies, so it can be an advantage to use a PMOS transistor in places where flicker noise is critical, like an OTA input stage. Using PMOS has the further advantage that the bulk node can be tied to source (which for NMOS is only possible in a triple-well technology, which is often not available), which gets rid of the body effect.



First Circuit: MOSFET Diode

The first (simple) circuit we will investigate is a MOSFET, where the gate is shorted with a drain, a so-called MOSFET "diode", which is shown in Figure 8. This diode is one half of a current mirror, which we will investigate in a future section.

Source: Article Notebook




Figure 8: A MOSFET connected as a diode.

Why looking at a single-transistor circuit at all? By starting with the simplest possible circuit we can develop important skills in circuit analysis (setting up and calculating a small-signal model, calculating open-loop gain, calculate noise) and Xschem/ngspice simulation testbench creation. We safely assume that also the Mona Lisa was not Leonardo da Vinci's first painting, so let's start slow.

This diode is usually biased by a current source, shown as $I_{\rm bias}$ in the figure. Depending on MOSFET sizing with W and L, a certain gate-source voltage $V_{\rm GS}$ will develop. This voltage can be used as a biasing voltage for other circuit parts, for example.

Note

It is important to realize that this configuration essentially employs a feedback loop for operation. The voltage at the drain of the MOSFET is sensed by the gate, and the gate voltage changes until the $I_{\rm D}$ is exactly equal to $I_{\rm bias}$. In this sense this is probably the smallest feedback circuit one can build.

MOSFET Diode Sizing

We will now build this circuit in Xschem. For sizing the MOSFET we will use the $g_{\rm m}/I_{\rm D}$ methodology introduced in Section .



Please build a MOSFET diode circuit in Xschem where you use an LV NMOS, set $I_{\rm bias}=20\,\mu{\rm A},\,L=0.13\,\mu{\rm m},$ and we want to use $g_{\rm m}/I_{\rm D}=10$ (often a suitable compromise between transistor speed and $g_{\rm m}$ efficiency).

- 1. Use the figures in Section to find out the proper value for W.
- 2. What is f_T for this MOSFET? What is the value for g_m and g_{ds} ?
- 3. Draw the circuit in Xschem, and simulate the operating point. Do the values match to the values found out before during circuit sizing?

Before continuing, please finish the previous exercise. Once you are done, compare with the below provided solution.



- 1. Using the fact that $I_{\rm bias}=I_{\rm D}=20\,\mu{\rm A}$ and $g_{\rm m}/I_{\rm D}=10$ directly provides $g_{\rm m}=0.2\,{\rm mS}.$
- 2. Using the self-gain plot, we see that $g_{\rm m}/g_{\rm ds}\approx 21$, so $g_{\rm ds}\approx 9.5\,\mu{\rm S}$. The $f_{\rm T}$ can easily be found in the respective plot to be $f_{\rm T}=23\,{\rm GHz}$.
- 3. The W of the MOSFET we find using the drain current density plot and the given bias current. Rounding to half-microns results in $W=1\,\mu\mathrm{m}$.
- 4. Since we are looking at the graphs, we further find $\gamma=0.84,~V_{\rm ds,sat}=0.18\,\rm V,$ and $f_{\rm co}\approx15\,\rm MHz.$
- 5. In addition, we expect $V_{\rm GS} \approx 0.6\,{\rm V}.$

An example Jupyter notebook to extract these values accurately you can find here. An Xschem schematic for this exercise is provide as well.

MOSFET Diode Large-Signal Behaviour

As discussed above, the MOSFET diode configuration is essentially a feedback loop. Before we will analyse this loop in small-signal, we want to investgate how this loop settles in the time domain, and by doing this we can observe the large-signal settling behaviour. To simulate this, we change the dc bias source from the previous example to a transient current source, which we will turn on after some ns. The resulting Xschem testbench is shown in Figure 9.

In Figure 9 another interesting effect can be observed: While the turn-on happens quite rapidly (essentially the bias current source charges the gate capacitance, until the gate-source voltage is large enough that the drain current counteracts the bias current), the turn-off shows a very long settling tail. This is due to the fact that as the gate capacitance is discharged by the drain current the $V_{\rm GS}$ drops, which in turn reduces the drain current, which will make the discharge even slower. We have an effect similar to the capacitor discharge by a diode (Hellen 2003).

It is thus generally a good idea to add power-down switches to the circuits to disable the circuit quickly by pulling floating nodes to a defined potential (usually $V_{\rm DD}$ or $V_{\rm SS}$) and to avoid long intermediate states during power down. This will also allow a turn-on from a well-defined off-state.




Figure 9: Testbench for MOSFET diode transient settling.

MOSFET Diode Small-Signal Analysis

We now want to investigate the small-signal behaviour of the MOSFET diode. Based on the small-signal model of the MOSFET in Figure 5 we realize that gate and drain are shorted, and we also connect bulk to source. We can thus simplify the circit to the one shown in Figure 10.

Source: Article Notebook




Figure 10: The MOSFET diode small-signal model.

Source: Article Notebook

Note

For small-signal analysis we would not need to declare one node as the ground potential. However, when doing so, and selecting the ground node strategically, we can simplify the analysis, as we usually do not formulate KCL for the ground node (as we have only N-1 independent KCL equations, N being the number of nodes of a circuit), and the potential difference equations are simpler if one node is at 0V.

For calculating the small-signal impedance of the MOSFET diode we formulate KCL at the top node to get

$$i_{\rm bias} - s C_{\rm gs} v_{\rm gs} - g_{\rm m} v_{\rm gs} - g_{\rm ds} v_{\rm gs} = 0. \label{eq:scale}$$

It follows that

$$Z_{\rm diode}(s) = \frac{v_{\rm gs}}{i_{\rm bias}} = \frac{1}{g_{\rm m} + g_{\rm ds} + sC_{\rm gs}}. \tag{4}$$

When neglecting $g_{\rm ds}$ and at dc we get $Z_{\rm diode}=1/g_{\rm m},$ which is an important result and should be memorized.

! Important

In circuit analysis it is often algebraically easier to work with conductances instead of impedances, so please remember that Ohm's law for a conductance is I = GV, and for a capacitance is I = sCV. When writing equations, it is also practical to keep sC together, so we will strive to sort terms accordingly.

Looking at Equation 4 we see that for low frequencies, the diode impedance is resistive, and for high frequencies it becomes capacitive as the gate-source capacitance starts to dominate. The corner frequency of this low-pass can be calculated as

$$\omega_{\rm c} = \frac{g_{\rm m} + g_{\rm ds}}{C_{\rm gs}} \approx \omega_{\rm T}$$

which is pretty much the transit frequency of the MOSFET!

MOSFET Diode Stability Analysis

The diode-connected MOSFET forms a feedback loop. What is the open-loop gain? For calculating it, we are breaking the loop, and apply a dummy $C_{\rm gs}^*$ at the right side to keep the impedances correct. A circuit diagram is shown in Figure 11, we break the loop at the dotted connection. As we can see in this example, it is critically important when breaking up a loop for analysis (also for simulation!) to keep the terminal impedances the same. Only in special cases where the load impedance is very high or the driving impedance is very low is it acceptable to disregard loading effects!

Source: Article Notebook




Figure 11: The MOSFET diode small-signal circuit for open-loop analysis.

By inspecting Figure 11 we see that

$$v_{\rm out} = -g_{\rm m}v_{\rm in}\frac{1}{g_{\rm ds} + sC_{\rm gs}}.$$

The open-loop gain $H_{\rm ol}(s)$ is thus

$$H_{\rm ol}(s) = \frac{v_{\rm out}}{v_{\rm in}} = -\frac{g_{\rm m}}{g_{\rm ds} + sC_{\rm gs}}.$$
 (5)

Inspecting Equation 5 we realize that


- 1. the dc gain $g_{\rm m}/g_{\rm ds}$ is the self-gain of the MOSFET, so $20\log(0.2\cdot10^{-3}/9.6\cdot10^{-6})=26.4\,{\rm dB}$, and
- 2. there is a pole at $\omega_{\rm p} = -g_{\rm ds}/C_{\rm gs}$, which is at $9.6 \cdot 10^{-6}/(2\pi \cdot 1.4 \cdot 10^{-15}) = 1.1 \, {\rm GHz}$.

With this single pole location in $H_{\rm ol}(s)$ this loop is perfectly stable at under all conditions.

The question is now how to simulate this open-loop gain, and how to break the loop open in simulation? In general there are various methods, as we can use artificially large (ideal) inductors and capacitors to break loops open and still establish the correct dc operating points for the ac loop analysis. However, mimicking the correct loading can be an issue, and requires a lot of careful consideration.

There is an alternative method which breaks the loop open only by adding an ac voltage source in series (thus keeps the dc operating point intact), or injects current using a current source. Based on both measurements the open-loop gain can be calculated. This is called **Middlebrook's method** (Middlebrook 1975) which is based on double injection, and we will use it for our loop simulations. This method is detailed in Section .

We now want to simulate the open-loop transfer function $H_{\rm ol}(s)$ by using Middlebrook's method and confirm our analysis above.



From simulation we see that the open-loop gain is 24.9 dB at low frequencies, which matches quite well our prediction of 26.4 dB. In the Bode plot we see a low-pass with a -3 dB corner frequency of 1.4 GHz, which again is fairly close to our prediction of 1.1 GHz.

MOSFET Diode Noise Calculation

As a final exercise on the MOSFET diode circuit we want to calculate the output noise when we consider $V_{\rm GS}$ the output reference voltage which is created when passing a bias current through the MOSFET diode. The bias current we will assume noiseless.

We will use the small-signal circuit shown in Figure 13.

Source: Article Notebook




Figure 13: The MOSFET diode small-signal model with drain noise source.

As we have already calculated the small-signal diode impedance in Equation 4 we will use this result, and just note that the drain current noise of the MOSFET flows through this impedance. The noise voltage at $v_{\rm gs}$ is thus given as

$$\overline{V_{\rm n}^2} = Z_{\rm diode}^2 \overline{I_{\rm n.d.}^2}$$

The drain current noise of the MOSFET is given as (introduced in Section)

$$\overline{I_{\rm n,d}^2} = 4kT\gamma g_{\rm m}.$$

For low frequencies (ignoring g_{ds} and C_{gs}) we get

$$\overline{V_{\rm n}^2} = Z_{\rm diode}^2 \overline{I_{\rm n,d}^2} = \frac{1}{q_{\rm m}^2} 4kT\gamma g_{\rm m} = \frac{4kT\gamma}{q_{\rm m}}$$

which is the thermal noise of a resistor of value $1/g_{\rm m}$ enhanced by the factor γ .

We now calculate the full equation, and after a bit of algebra arrive at

$$\overline{V_{\rm n}^2}(f) = \frac{4kT\gamma g_{\rm m}}{(g_{\rm m} + g_{\rm ds})^2 + (2\pi f C_{\rm gs})^2}.$$
 (6)

If we are interested in the PSD of the noise then Equation 6 gives us the result. If we are interested in the rms value (the total noise) we need to integrate this equation, using the following identity:

Useful Integral for Noise Calculations

$$\int_0^\infty \frac{a}{b^2 + c^2 f^2} df = \frac{\pi}{2} \frac{a}{b \cdot c} \tag{7}$$

Using the integral help in Equation 7, we can easily transform Equation 6 to

$$V_{\rm n,rms}^2 = \int_0^\infty \overline{V_{\rm n}^2}(f)df = \frac{kT\gamma g_{\rm m}}{(g_{\rm m} + g_{\rm ds})C_{\rm gs}}.$$
 (8)

The form of Equation 8 is the exact solution, but we gain additional insight if we assume that $g_{\rm m}+g_{\rm ds}\approx g_{\rm m}$ and then

$$V_{\rm n,rms}^2 = \frac{kT\gamma}{C_{\rm gs}}.$$
 (9)

Inspecting Equation 9 we see our familiar kT/C noise enhanced by the factor γ ! Calculating this value for our MOSFET diode we get $\sqrt{V_{\rm n,rms}^2} = \sqrt{1.38 \cdot 10^{-23} \cdot 300 \cdot 0.84/1.4 \cdot 10^{-15}} = 1.58\,\mathrm{mV}$, which is a sizeable value! We run circuits in this technology at $V_{\rm DD} = 1.5\,\mathrm{V}$, which leaves us with a signal swing of ca. $1.1\,\mathrm{V_{pp}}$, resulting in a dynamic range in this case of $20\log(1.58 \cdot 10^{-3}/0.39) \approx -48\,\mathrm{dB}$.

! Important

Large BW circuits can integrate noise over a wide bandwidth resulting in considerable rms noise.

Exercise

Please build a simulation testbench in Xschem to simulate the noise performance of the MOSFET diode, and confirm the rms noise value that we just calculated. Look at the rms value and the PSD of the noise, and play around with the integration limits. What is the effect? Can you see the flicker noise in the PSD? How much is its contribution to the rms noise?

If you are getting stuck you can look at this Xschem testbench, shown in Figure 14.




Figure 14: Testbench for MOSFET diode noise analysis.

Conclusion

In this section we investigated the simple MOSFET-diode circuit. We learned important skills like how to derive a small-signal model, how to calculate important features like noise and open-loop gain for stability analysis. We introduced Middlebrook's method to have a mechanism to open up loops in simulation (and calculation) without disturbing operating points for change loading conditions.

If you feel that you have not yet mastered these topics or are uncertain in the operation of ngspice, please go back to the beginning of the section and read through the theory and redo the exercises.

Current Mirror

In this section we will look into a fundamental building block which is often used in integrated circuit design, the **current mirror**. A diagram is shown in Figure 15 with one MOSFET diode converting the incoming bias current into a voltage, and two output MOSFETs working as current sources, which are biased from the diode. By properly selecting all W and L the input current can be scaled, and multiple copies can be created at once. Shown in the figure are two output currents, but any number of parallel branches can be realized.

Source: Article Notebook




Figure 15: A current mirror with two output branches.

Source: Article Notebook

The output current $I_{\text{out}1}$ is then given by

$$I_{\mathrm{out1}} = I_{\mathrm{bias}} \frac{W_2}{L_2} \frac{L_1}{W_1}$$

and the output current $I_{\text{out}2}$ is given by

$$I_{\rm out2} = I_{\rm bias} \frac{W_3}{L_3} \frac{L_1}{W_1}. \label{eq:Iout2}$$

For good matching in layout care has to be taken that the MOSFET widths and lengths are constructed out of **unit elements** of identical size, where an appropriate amount of these single units are then arranged in series or parallel configuration to arrive at the target W and L.

As we know from earlier investigations of the MOSFET performance in Section the drain current of a MOSFET is a function of $V_{\rm GS}$ and $V_{\rm DS}$. As long as the MOSFET stays in saturation (i.e., $V_{\rm DS} > V_{\rm ds,dsat}$) the drain current is just a mild function of $V_{\rm DS}$ (essentially the effect of $g_{\rm ds}$, which is the output conductance of the MOSFET). A fundamental flaw of the basic current mirror shown in Figure 15 is the mismatch of the $V_{\rm DS}$ of the MOSFET. The input-side diode has $V_{\rm GS} = V_{\rm DS}$, whereas the output current sources have a $V_{\rm DS}$ depending on the connected circuitry. Improved current mirrors exist (basically fixing this flaw), still, when just a simple current mirror is required this structure is used for its simplicity.



Please construct a current mirror based on the MOSFET-diode which we sized in Section . The input current $I_{\rm bias}=20\,\mu{\rm A},$ and we want three output currents of size $10\,\mu{\rm A},\,20\,\mu{\rm A},\,$ and $40\,\mu{\rm A}.$

Sweep the output voltage of all three current branches and see over which voltage range an acceptable current is created. For which output voltage range is the current departing from its ideal value, and why?

You see that the slope of the output current is quite bad, as $g_{\rm ds}$ is too large. We can improve this by changing the length to $L=5\,\mu{\rm m}$ (for motivation, please look at the graphs in Section). In addition, for a current mirror we are not interested in a high $g_{\rm m}/I_{\rm D}$ value, so we can use $g_{\rm m}/I_{\rm D}=5$ in this case. Please size the current mirror MOSFETs accordinly (please round the W to half micron, to keep sizes a bit more practical). Compare this result to the previous one, what changed?

In case you get stuck, here are Xschem schematics for the original and the improved current mirrors.

Differential Pair

Like the current mirror in Section the **differential pair** is an ubiquitous building block often used in integrated circuit design. The fundamental structure is given in Figure 16.




Figure 16: A differential pair.

Source: Article Notebook

In order to understand its operation it is instructive to separate the input condition into (1) a purely differential voltage, and (2) into a common-mode voltage, and see what the impact on the output currents is.

Differential Operation of the Diffpair

For a differential mode of operation we assume that the input common mode voltage is constant, i.e. $V_{\rm in,p} + V_{\rm in,n} = V_{\rm CM}$. A differential input voltage $v_{\rm in}$ then results in

$$V_{\rm in,p} = V_{\rm CM} + \frac{v_{\rm in}}{2}$$

and

$$V_{\mathrm{in,n}} = V_{\mathrm{CM}} - \frac{v_{\mathrm{in}}}{2}.$$

For a small-signal differential drive the potential at the tail point stays constant and we can treat it as a virtual ground. The output current on each side is then given by (neglecting $g_{\rm ds}$ and $g_{\rm mb}$ of M_1 and M_2)

$$i_{\mathrm{out,p}} = g_{\mathrm{m1}} \left(\frac{v_{\mathrm{in}}}{2} \right)$$

and

$$i_{\rm out,n} = g_{\rm m2} \left(-\frac{v_{\rm in}}{2} \right). \label{eq:out,n}$$

Usually we assume symmetry in the differential pair, so $g_{\rm m1}=g_{\rm m2}=g_{\rm m}$. The differential output current $i_{\rm out}$ is then given by

$$i_{\text{out}} = i_{\text{out,p}} - i_{\text{out,n}} = g_{\text{m}} v_{\text{in}}$$

$$\tag{10}$$

We see in Equation 10 that the differential output current is simply the differential input voltage multiplied by the $g_{\rm m}$ of the individual transistor. We also note that the bottom conductance $g_{\rm tail}$ plays no role for the small-signal differential operation.

Common-Mode Operation of the Diffpair

Usually, the source conductance g_{tail} is realized by a current source and ideally should be $g_{\text{tail}} = 0$. If this is the case, then the output currents are not a function of the common-mode input voltage, and (I_{tail} is set by the tail current source)

$$I_{\mathrm{out,p}} = I_{\mathrm{out,n}} = \frac{I_{\mathrm{tail}}}{2}.$$

However, if we assume a realistic tail current source then $g_{\rm tail}>0$. For analysis we can simply look at a half circuit since everything is symmetric. In order to simplify the analysis a bit we remove all capacitors from the MOSFET small-signal model and set $g_{\rm ds}=g_{\rm mb}=0$. We arrive then at the small-signal equivalent circuit shown in Figure 17 (note that we set $v_{\rm in,p}=v_{\rm in,n}=v_{\rm in}$ and $i_{\rm out,p}=i_{\rm out,n}=i_{\rm out}$ under symmetry considerations).




Figure 17: Small-signal model of the differential pair half-circuit in common-mode operation.

Source: Article Notebook

Formulating KVL for the input-side loop we get

$$v_{\rm in} = v_{\rm gs} + \frac{i_{\rm ds}}{g_{\rm tail}}.$$

With $i_{\text{out}} = i_{\text{ds}} = g_{\text{m}} v_{\text{gs}}$ we arrive at

$$i_{\text{out}} = \frac{g_{\text{m}}g_{\text{tail}}}{g_{\text{m}} + g_{\text{tail}}}v_{\text{in}} \tag{11}$$

Interpreting Equation 11 we can distinguish the following extreme cases:

- 1. If $g_{\text{tail}} = 0$ (ideal tail current source) then $i_{\text{out}} = 0$, the common-mode voltage variation from the input is suppressed and does not show up at the common-mode output current (which is constant due to the ideal tail current source). This is usually the case that we want to achieve.
- 2. If $g_{\rm tail} = \infty$ then $i_{\rm out} = g_{\rm m} v_{\rm in}$, which means the output current is a function of the MOSFET $g_{\rm m}$. If everything is perfectly matched, then the differential output current is zero, but the common-mode output current changes according to the common-mode input voltage. In special cases this can be a wanted behaviour, this configuration is called a "pseudo-differential pair."

A Basic 5-Transistor OTA

Suited with the knowledge of basic transitor operation (Section and Section) and the working knowledge of the current mirror (Section and Section) as well as the differential pair (Section) we can now start to design our first real circuit. A fundamental (simple) circuit that is often used for basic tasks is the 5-transistor operational transconductance amplifier (OTA). A circuit diagram of this 5T-OTA is shown in Figure 18.




Figure 18: The 5-transistor OTA.

Source: Article Notebook

The operation is as follows: $M_{1,2}$ form a differential pair which is biased by the current source M_5 . $M_{5,6}$ form a current mirror, thus the input bias current I_{bias} sets the bias current in the OTA. The differential pair $M_{1,2}$ is loaded by the current mirror $M_{3,4}$ which mirrors the output current of M_1 to the right side. Here, the currents from M_4 and M_2 are summed, and together with the conductance effective at the output node a voltage builds up.

We note that $M_{1,2}$ and $M_{3,4}$ need to be symmetric, thus will have the same W and L dimensioning. $M_{5,6}$ we scale accordingly to set the correct bias current in the OTA.

As this is an OTA the output is a current; if the load impedance is high (i.e., purely capacitive, which is often the case in integrated circuits when driving MOSFET inputs) then the voltage gain of the OTA can be high (of course, in this simple OTA it is limited). With a high-impedance loading this OTA can provide a voltage output, and this is actually how OTAs are mostly operated.

Voltage Buffer with OTA

In order to design an OTA we need an application, and from this we need to derive the circuit specifications. We want to use this OTA to realize a voltage buffer which lighly loads a voltage source and can drive a large capacitive load. Such a configuration is often used to, e.g., buffer a reference voltage that is needed (and thus loaded) by another circuit. The block diagram of this configuration is shown in Figure 19.

Source: Article Notebook




Figure 19: A voltage buffer (based on OTA) driving a capacitive load.

Source: Article Notebook

If the voltage gain of the OTA is Figure 19 is high, then $V_{\rm out} \approx V_{\rm in}$. We now want to design an OTA for this application for the following spefication values (see Table 1). These values are rather typical of what could be expected for such a buffer design.

Table 1: Voltage buffer specification

Specification	Value	Unit
Supply voltage	$1.45 < \underline{1.5} < 1.55$	V
Temperature range (industrial)	$-40 < \underline{27} < 125$	$\deg C$
Load capacitance C_{load}	50	${ m fF}$
Input voltage range (for buffering 2/3 bandgap	0.7 < 0.8 < 0.9	V
voltage)		
Signal bandwidth (3dB)	> 10	MHz
Voltage gain error	< 5	%
Total output noise (rms)	< 1	$\mathrm{mV}_{\mathrm{rms}}$
Supply current (as low as possible)	< 10	μA
Stability	stable for rated C_{load}	
Turn-on time (settled to with 1%)	< 10	μs
Externally provided bias current (nominal)	20	μA

Large-Signal Analysis of the OTA

The first step when receiving a design task is to look at the specifications, and see whether they make sense. Detailed performance of the design will be the result of the circuit simulation, but before we step into sizing we need to do a few simple calculations to (a) allows to do back-of-the-envelope gauging if the specification makes sense, and (b) the derived analytical equations will serve as guide for the sizing procedure.

- In terms of large-signal operation, we will now check whether the input and output voltage range, as well as the settling time can be roughly met.
- When the input is at its maximum of 0.9 V, we see that we need to keep M_1 in saturation. We can calculate that $V_{\rm DS1} = V_{\rm DD} |V_{\rm GS3}| + V_{\rm GS1} V_{\rm in} = 1.45 0.6 + 0.6 0.9 = 0.55$ V, which leaves enough margin.
- When the input is at its minimum of $0.7\,\mathrm{V}$, we see that the V_{DS5} of M_5 is calculated as $V_{\mathrm{DS5}} = V_{\mathrm{in}} V_{\mathrm{GS1}} = 0.7 0.6 = 0.1\,\mathrm{V}$, so this leaves little margin, but likely V_{GS1} will be smaller, so it should work out.
- For the output voltage, when the output voltage is on the high side, it leaves $|V_{\rm DS4}| = V_{\rm DD} V_{\rm out} = 1.45 0.9 = 0.55 \, \text{V}$, which is enough margin.

In summary, we think that we can make an NMOS-input OTA like the one in Figure 18 work for the required supply and input- and output voltages. If this would not work out, we need to look for further options, like a PMOS-input OTA, or a NMOS/PMOS-input OTA.

Another large-signal specification item that we can quickly check is the settling time. Under slewing conditions, the complete bias current in the OTA is steered towards the output (try to understand why this is the case), so when the output capacitor is fully discharged, and we assume just a linear ramp due to constant-current charging of the output capacitor, the settling time is

$$T_{
m slew} pprox rac{C_{
m load} V_{
m out}}{I_{
m tail}} = rac{50 \cdot 10^{-15} \cdot 1.3}{10 \cdot 10^{-6}} = 6.5 \, {
m ns}$$

so this leaves plenty of margin for additional slow-signal settling due to the limited bandwidth, as well as reducing the supply current.

The small-signal settling (assuming one pole at the bandwidth corner frequency) leads to an approximate settling time (1% error corresponds to $\approx 5\tau$) of

$$T_{\rm slew} pprox rac{5}{2\pi f_{
m c}} = rac{5}{2\pi \cdot 1 \cdot 10^{-6}} = 0.8 \, \mu {
m s}.$$

which also checks out.

Small-Signal Analysis of the OTA

In order to size the OTA components we need to derive how MOSFET parameters define the performance. The important small-signal metrics are

- dc gain A_0
- gain-bandwidth product (GBW)
- output noise

The specification for GBW is given in Table 1, the dc gain we have to calculate from the voltage accuracy specification. For a voltage follower in the configuration shown in Figure 19 the voltage gain is given by

$$\frac{V_{\text{out}}}{V_{\text{in}}} = \frac{A_0}{1 + A_0}.$$

So in order to reach an output voltage accuracy of at least 5% we need a dc gain of $A_0 > 25.6\,\mathrm{dB}$. To allow for process and temperature variation we will strive for $A_0 \geq 30\,\mathrm{dB}$

OTA Small-Signal Transfer Function

In order to derive the governing equations for the OTA we will make a few simplifications:

- We will set $g_{\rm mb}=0$ for all MOSFETs.
- We will further set $C_{\rm gd}=0$ for all MOSFETs except for M_4 where we expect a Miller effect on this capacitor, and we could add its effect by increasing the capacitance at the gate node of $M_{3,4}$. Hoewever, as this does not create a dominant pole in this circuit, we consider this a minor effect (see Equation 14).
- We assume $g_{\rm m}\gg g_{\rm ds},$ so we set $g_{\rm ds1}=g_{\rm ds3}=0.$
- The drain capacitance of M_2 and M_4 , as well as the gate capacitance of M_2 we can add to the load capacitance C_{load} .

The resulting small-signal equivalent circuit is shown in Figure 20.

Note

Please review the MOSFET small-signal equivalent model in Figure 5 at this point. For the PMOS just flip the model upside-down.




Figure 20: 5-transistor OTA small-signal model.

Source: Article Notebook

We can further simplify the output side by recognizing that the impedance looking from the output down we have $g_{\rm ds2}$ in series with $g_{\rm ds5}+g_{\rm m12}$ (since we treat M_1 as a common-gate stage when looking from the output, and since it is loaded by a low impedance of $g_{\rm m34}^{-1}$ we can approximate the impedance looking into M_1 with $g_{\rm m12}^{-1}$). With the approximation that $g_{\rm m}\gg g_{\rm ds}$ we can move $g_{\rm ds2}+g_{\rm ds4}$ in parallel to $C_{\rm load}$. Further, assuming a differential drive with a virtual ground at the tailpoint we can remove $g_{\rm ds5}$. The current source $g_{\rm m34}v_{\rm gs34}$ with replace with the equivalent conductance $g_{\rm m34}$. This results in the further simplified equivalent circuit shown in Figure 21.

Source: Article Notebook




Figure 21: 5-transistor OTA small-signal model with further simplifications.

In the simplified circuit model in Figure 21 we can see that we have two poles in the circuit, one at the gate note of $M_{3,4}$, and one at the output. Realizing that $v_{\rm in,p}=v_{\rm in}/2$ and $v_{\rm in,n}=-v_{\rm in}/2$ we can formulate KCL at the output node to

$$-g_{\rm m34}V_{\rm gs34} - \left(-g_{\rm m12}\frac{V_{\rm in}}{2}\right) - V_{\rm out}(g_{\rm ds2} + g_{\rm ds4} + sC_{\rm load}) = 0. \eqno(12)$$

We further realize that

$$V_{\rm gs34} = -g_{\rm m12} \frac{V_{\rm in}}{2} \frac{1}{g_{\rm m34} + sC_{\rm gs34}}.$$
 (13)

By combining Equation 12 and Equation 13 and after a bit of algebraic manipulation we arrive at

$$A(s) = \frac{V_{\text{out}}}{V_{\text{in}}} = \frac{g_{\text{m12}}}{2} \frac{2g_{\text{m34}} + sC_{\text{gs34}}}{(g_{\text{m34}} + sC_{\text{gs34}})(g_{\text{ds2}} + g_{\text{ds4}} + sC_{\text{load}})}.$$
 (14)

When we now inspect Equation 14 we can see that for low frequencies the gain is

$$A(s \to 0) = A_0 = \frac{g_{\rm m12}}{g_{\rm ds2} + g_{\rm ds4}} \tag{15}$$

which is plausible, and confirms the requirement of a high impedance at the output node. For very large frequencies we get

$$A(s \to \infty) = \frac{g_{\rm m12}}{2sC_{\rm load}} \tag{16}$$

which is essentially the behaviour of an integrator, and we can use Equation 16 to calculate the frequency where the gain drops to 1:

$$f_{\rm ug} = \frac{g_{\rm m12}}{4\pi C_{\rm load}}$$

when looking at Equation 14 we see that we have a dominant pole at $s_{\rm p}$ and a pole-zero doublet with $s_{\rm pd}/s_{\rm zd}$:

$$\begin{split} s_{\rm p} &= -\frac{g_{\rm ds2} + g_{\rm ds4}}{C_{\rm load}} \\ s_{\rm pd} &= -\frac{g_{\rm m34}}{C_{\rm gs34}} \\ s_{\rm zd} &= -\frac{2g_{\rm m34}}{C_{\rm gs34}} \end{split}$$

OTA Noise

For the noise analysis we ignore the pole-zero doublet due to $C_{\rm gs34}$ (we assume minor impact due to this) and just consider the dominant pole. For the noise analysis at the output we set the input signal to zero, and thus we arrive at the simplified small-signal circuit shown in Figure 22.

Source: Article Notebook




Figure 22: 5-transistor OTA small-signal model for noise calculation.

Source: Article Notebook

We see that

$$\overline{V_{\mathrm{gs34}}^2} = \frac{1}{g_{\mathrm{m34}}^2} \left(\overline{I_{\mathrm{n1}}^2} + \overline{I_{\mathrm{n3}}^2} \right). \label{eq:Vgs34}$$

Note

Remember that **uncorrelated** noise quantities need to be power-summed (i.e., $I^2 = I_1^2 + I_2^2$)!

We can then sum the output noise current $\overline{I_n}$ as

$$\overline{I_{\rm n}^2} = \overline{I_{\rm n2}^2} + \overline{I_{\rm n4}^2} + g_{\rm m34}^2 \frac{1}{g_{\rm m34}^2} \left(\overline{I_{\rm n1}^2} + \overline{I_{\rm n3}^2} \right) = 2 \left(\overline{I_{\rm n12}^2} + \overline{I_{\rm n34}^2} \right).$$

As a next step, let us rewrite the OTA transfer function A(s) (see Equation 14) by getting rid of the pole-zero doublet as a simplyfing assumption to get

$$A'(s) = \frac{g_{\rm m12}}{g_{\rm ds2} + g_{\rm ds4} + sC_{\rm load}}.$$
 (17)

Inspecting Equation 17 we can interpret the OTA transfer function as a transconductor $g_{\rm m12}$ driving a load of $Y_{\rm load} = g_{\rm ds2} + g_{\rm ds4} + sC_{\rm load}$. We can thus redraw Figure 19 in the following way, injecting the previously calculated noise current into the output node. The result is shown in Figure 23.

Source: Article Notebook




Figure 23: A voltage buffer redrawn for noise analysis.

Source: Article Notebook

We see that the feedback around the transconductor $g_{\rm m12}$ creates an impedance of $1/g_{\rm m12}$. We can now calculate the effective load conductance of

$$Y'_{\text{load}} = g_{\text{ds2}} + g_{\text{ds4}} + sC_{\text{load}} + g_{\text{m12}} \approx g_{\text{m12}} + sC_{\text{load}}.$$

The output noise voltage is then (using Equation 1)

$$\overline{V_{\rm n,out}^2}(f) = \frac{\overline{I_{\rm n}^2}}{|Y_{\rm load}'|^2} = \frac{\overline{I_{\rm n}^2}}{g_{\rm m12}^2 + (2\pi f C_{\rm load}) 2^2} = \frac{8kT(\gamma_{12}g_{\rm m12} + \gamma_{34}g_{\rm m34})}{g_{\rm m12}^2 + (2\pi f C_{\rm load})^2}.$$

We can use the identity Equation 7 to calculate the rms output noise to

$$V_{\rm n,out,rms}^2 = \int_0^\infty \overline{V_{\rm n,out}^2}(f)df = \frac{kT}{C_{\rm load}} \left(2\gamma_{12} + 2\gamma_{34} \frac{g_{\rm m34}}{g_{\rm m12}} \right). \tag{18}$$

Inspecting Equation 18 we can see that the integrated output noise is the kT/C noise of the output load capacitor, enhanced by the γ_{12} of the input differential pair, plus a (smaller) contribution of the current mirror load $M_{3,4}$. Intuitevly, this result makes sense.

Exercise

Please take your time and carefully go through the explanations and derivations for the 5-transistor-OTA in Section $\,$ and Section $\,$. Try to do the calculations yourself; if

you get stuck, review the previous chapters.

5T-OTA Sizing

Outfitted with the governing equations derived in Section we can now size the MOSFETs in the OTA, we remember that we have to size $M_{1,2}$ and $M_{3,4}$ equally.

First, we need to select a proper $g_{\rm m}/I_{\rm D}$ for the MOSFET. Remembering Section we see that for the input differential pair we should go for a large $g_{\rm m}$, thus we select a $g_{\rm m}/I_{\rm D}=10$. As $g_{\rm ds}$ of M_2 could limit the dc gain (Equation 15) we go with a rather long $L=5\,\mu{\rm m}$. For current sources a small $g_{\rm m}/I_{\rm D}$ is a good idea, so we start with $g_{\rm m}/I_{\rm D}=5$ (because we can not go too low because of $V_{\rm ds,sat}$) and also an $L=5\,\mu{\rm m}$.



Exercise

Please size the 5T-OTA according to the previous $g_{\rm m}/I_{\rm D}$ and L suggestions. Please calculate the W of M_{1-6} and the total supply current. Please check wether gain error, total output noise, and turn-on settling is met with the calculated devices sizes and bias currents.

The sizing procedure and its calculation are best performed in a Jupyter notebook, as we can easily look up the exact data from the pre-computed tables:

Note

Sizing for Basic 5T-OTA

Copyright 2024 Harald Pretl

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0

```
# Read table data
from pygmid import Lookup as lk
import numpy as np
lv_nmos = lk('sg13_lv_nmos.mat')
lv_pmos = lk('sg13_lv_pmos.mat')
# List of parameters: VGS, VDS, VSB, L, W, NFING, ID, VT, GM, GMB, GDS, CGG, CGB, CGD, C
# If not specified, minimum L, VDS=max(vgs)/2=0.9 and VSB=0 are used
```

```
# Define the given parameters as taken from the specification table or inital guesses
c load = 50e-15
gm_id_m12 = 10
gm_id_m34 = 5
gm_id_m56 = 5
1 12 = 5
1_34 = 5
1_{56} = 5
f_bw = 10e6
i_total_limit = 10e-6
i_bias_in = 20e-6
output_voltage = 1.3
vin_min = 0.7
vin_max = 0.9
vdd_min = 1.45
vdd_max = 1.55
\# We get the required gm of M1/2 from the bandwidth requirement
# We add a factor of 3 to allow for PVT variation plus additional MOSFET parasitic loadi
gm_m12 = f_bw * 3 * 4*np.pi*c_load
print('gm12 =', gm_m12/1e-3, 'mS')
gm12 = 0.01884955592153876 mS
# Since we know gm12 and the gmid we can calculate the bias current
id_m12 = gm_m12 / gm_id_m12
i_total = 2*id_m12
print('i_total (exact) =', i_total/1e-6, 'μΑ')
# we round to 0.5\mu A bias currents
i_{total} = max(round(i_{total} / 1e-6 * 2) / 2 * 1e-6, 0.5e-6)
id_m12 = i_total/2
print('i_total (rounded) =', i_total/1e-6, 'μΑ')
if i_total < i_total_limit:</pre>
    print('[info] power consumption target is met!')
else:
    print('[info] power consumption target is NOT met!')
i_total (exact) = 3.7699111843077517 \mu A
i_total (rounded) = 4.0 \mu A
[info] power consumption target is met!
```

```
# We calculate the dc gain
gm_gds_m12 = lv_nmos.lookup('GM_GDS', GM_ID=gm_id_m12, L=1_12, VDS=0.75, VSB=0)
gm_gds_m34 = lv_pmos.lookup('GM_GDS', GM_ID=gm_id_m34, L=1_34, VDS=0.75, VSB=0)
gds_m12 = gm_m12 / gm_gds_m12
gm_m34 = gm_id_m34 * i_total/2
gds_m34 = gm_m34 / gm_gds_m34
a0 = gm_m12 / (gds_m12 + gds_m34)
print('a0 =', 20*np.log10(a0), 'dB')
a0 = 34.78458740352468 dB
# We calculate the MOSFET capacitance which adds to Cload, to see the impact on the BW
gm_cgs_m12 = lv_nmos.lookup('GM_CGS', GM_ID=gm_id_m12, L=1_12, VDS=0.75, VSB=0)
gm_cdd_m12 = lv_nmos.lookup('GM_CDD', GM_ID=gm_id_m12, L=1_12, VDS=0.75, VSB=0)
gm_cdd_m34 = lv_pmos.lookup('GM_CDD', GM_ID=gm_id_m34, L=1_34, VDS=0.75, VSB=0)
c_load_parasitic = abs(gm_m12/gm_cgs_m12) + abs(gm_m12/gm_cdd_m12) + abs(gm_m34/gm_cdd_m
print('additional load capacitance =', c_load parasitic/1e-15, 'fF')
f_bw = gm_m12 / (4*np.pi * (c_load + c_load_parasitic))
print('-3dB bandwidth incl. parasitics =', f_bw/1e6, 'MHz')
additional load capacitance = 54.92854674560976 fF
-3dB bandwidth incl. parasitics = 14.295442437000684 MHz
# We can now look up the VGS of the MOSFET
vgs m12 = lv nmos.look upVGS(GM ID=gm id m12, L=1 12, VDS=0.75, VSB=0.0)
vgs m34 = lv pmos.look_upVGS(GM_ID=gm_id_m34, L=1_34, VDS=0.75, VSB=0.0)
vgs_m56 = lv_nmos.look_upVGS(GM_ID=gm_id_m56, L=1_56, VDS=0.75, VSB=0.0)
print('vgs_12 =', vgs_m12, 'V')
print('vgs_34 =', vgs_m34, 'V')
print('vgs_56 =', vgs_m56, 'V')
vgs_12 = 0.36710119710062455 V
vgs_34 = 0.7287454603526495 V
vgs_56 = 0.5912200307058603 V
# Calculate settling time due to slewing with the calculated bias current
t_slew = (c_load + c_load_parasitic) * output_voltage / i_total
print('slewing time =', t_slew/1e-6, 'µs')
t_{settle} = \frac{5}{(2*np.pi*f_bw)}
print('settling time =', t_settle/1e-6, 'µs')
```

```
slewing time = 0.034101777692323185 \mu s
settling time = 0.055666322953376014 \mu s
# Calculate voltage gain error
gain_error = a0 / (1 + a0)
print('voltage gain error =', (gain_error-1)*100, '%')
voltage gain error = -1.7902967715882068 %
# Calculate total rms output noise
sth_m12 = lv_nmos.lookup('STH_GM', VGS=vgs_m12, L=l_12, VDS=0.75, VSB=0) * gm_m12
gamma_m12 = sth_m12/(4*1.38e-23*300*gm_m12)
sth_m34 = lv_pmos.lookup('STH_GM', VGS=vgs_m34, L=1_34, VDS=0.75, VSB=0) * gm_m34
gamma_m34 = sth_m34/(4*1.38e-23*300*gm_m34)
output_noise_rms = 1.38e-23*300 / (c_load + c_load_parasitic) * (2*gamma_m12 + 2*gamma_m
print('output noise (rms) =', output_noise_rms/1e-6, 'µV')
output noise (rms) = 0.12543377043178017 \mu V
# Calculate all widths
id_w_m12 = lv_nmos.lookup('ID_W', GM_ID=gm_id_m12, L=1_12, VDS=vgs_m12, V$B=0)
w_12 = id_m12 / id_w_m12
w_{12}_round = max(round(w_{12}*2)/2, 0.5)
print('M1/2 W =', w_12, 'um, rounded W =', w_12_round, 'um')
id_m34 = id_m12
id_w_m34 = lv_pmos.lookup('ID_W', GM_ID=gm_id_m34, L=1_34, VDS=vgs_m34, VSB=0)
w_34 = id_m34 / id_w_m34
w_34_{\text{round}} = \max(\text{round}(w_34*2)/2, 0.5)
print('M3/4 W =', w_34, 'um, rounded W =', w_34_round, 'um')
id_w_m5 = lv_nmos.lookup('ID_W', GM_ID=gm_id_m56, L=1_56, VDS=vgs_m56, VSB=0)
w_5 = i_{total} / id_w_m5
w_5_round = max(round(w_5*2)/2, 0.5)
print('M5 W =', w_5, 'um, rounded W =', w_5_round, 'um')
w_6 = w_5_round * i_bias_in / i_total
print('M6 W =', w_6, 'um')
M1/2 W = 1.7713641972645868 um, rounded W = 2.0 um
M3/4 W = 1.641014110777885 um, rounded W = 1.5 um
M5 W = 0.7351148286825442 um, rounded W = 0.5 um
```

```
# Print out final design values
print('5T-OTA dimensioning:')
print('----')
print('M1/2 W=', w_12_round, ', L=', 1_12)
print('M3/4 W=', w_34_round, ', L=', 1_34)
print('M5 W=', w_5_round, ', L=', 1_56)
print('M6 W=', w_6, ', L=', 1_56)
print()
print('5T-OTA performance summary:')
print('----')
print('supply current =', i_total/1e-6, 'μΑ')
print('output noise =', output_noise_rms/1e-6, 'uVrms')
print('voltage gain error =', (gain_error-1)*100, '%')
print('-3dB bandwidth incl. parasitics =', f_bw/1e6, 'MHz')
print('turn-on time (slewing+settling) =', (t_slew+t_settle)/1e-6, 'us')
print()
print('5T-OTA bias point check:')
print('----')
print('headroom M1 =', vdd_min-vgs_m34+vgs_m12-vin_max, 'V')
print('headroom M4 =', vdd_min-vin_max, 'V')
print('headroom M5 =', vin_min-vgs_m12, 'V')
5T-OTA dimensioning:
M1/2 W= 2.0 , L= 5
M3/4 W= 1.5 , L= 5
   W = 0.5 , L = 5
M5
M6 W= 2.5000000000000004 , L= 5
5T-OTA performance summary:
_____
supply current = 4.0 \muA
output noise = 0.12543377043178017 \mu Vrms
voltage gain error = -1.7902967715882068 %
-3dB bandwidth incl. parasitics = 14.295442437000684 MHz
turn-on time (slewing+settling) = 0.08976810064569919 \mu s
5T-OTA bias point check:
headroom M1 = 0.188355736747975 V
headroom\ M5 = 0.3328988028993754\ V
Source: Sizing for Basic 5T-OTA
```

5T-OTA Simulation

With the initial sizing of the MOSFETs of the 5T-OTA done, we can setup a simulation testbench and check the performance parameters.



Exercise

Please setup a testbench in Xschem for the 5T-OTA used as a voltage buffer as schown in Figure 19. Use typical conditions for the simulation, and check how well the specification in Table 1 is met, and how well the derivations in Section and Section fit to the simulation results.

If you get stuck, you can find the tesbench here (for the small-signal analysis) and here (for the large-signal settling simulation).

5T-OTA Simulation versus PVT

As you have seen in Section running simulations by hand is tedious. When we want to check the overall performance, we have to run many simulations over various conditions:

- 1. The supply voltage of the circuit has tolerances, and thus we need to check the performance against this variation.
- 2. The temperature at which the circuit is operated is likely changing. Also the performance against this has to be verified.
- 3. When manufacturing the wafers random variations in various process parameters lead to changed parameters of the integrated circuit components. In order to check for this effect, wafer foundries provide model files which shall cover these manufacturing excursions. Simplified, this leads to a slower or faster MOSFET, and usually NMOS and PMOS are not correlated, so we have the process corners SS, SF, TT, FS, and **FF**. So far, we have only used the **TT** models in our simulations.

The variations listed in the previous list are abbreviated as **PVT** (process, voltage, temperature) variations. In order to finalize a circuit all combinations of these (plus the variations in operating conditions like input voltage) have to be simulated. As you can imagine, this leads to a huge number of simulations, and simulation results which have to be evaluated for pass/fail.

There are two options how to tackle this efficiently:

- 1. As an experienced designer you have a very solid understanding of the circuit, plus based on the analytic equations you can identify which combination of operating conditions will lead to a worst case performance. Thus, you can drastically reduce the number of corners to simulate, and you run them by hand.
- 2. You are using a framework which highly automates this task of running a plethora of different simulations and evaluating the outcome. These frameworks are called simulation runners.

Luckily, there are open-source versions of simulation runners available, and we will use CACE in this lecture. CACE is written in Python and allows to setup a datasheet in YAML which defines the simulation problem and the performance parameters to evaluate against which limits. The resulting simulations are then run in parallel and the simulation data is evaluated and summarized in various forms.

There is a CACE setup available for our 5T-OTA. The datasheet describes the operating conditions and the simulations tasks. For each simulation a testbench template is needed, this one is used for ac simulations, this one is used for noise simulation, and this one is used for transient simulation.

After a successul run, a documentation is automatically generated. The result of a full run of this OTA design is presented here:

i Note 1: CACE Summary for ota-5t											
netlist source: schematic											
					Тур						
			Min	Min	Tar-	Typ	Max	Max			
Parameter	Tool	Result	Limit	Value	get	Value	Limit	Value	Status		
Gain	ngspice	gain	0.95	0.987	any	1.000	1.05	1.006	Pass		
			V/V	V/V		V/V	V/V	V/V			
Bandwidth	ngspice	bw	10e6	15551000.000		26912100.009		34051700P.089			
			$_{ m Hz}$	$_{ m Hz}$		$_{ m Hz}$		$_{ m Hz}$			
Output	ngspice	noise	any	0.308	any	0.371	1	0.455	Pass		
noise				mV		mV	mV	mV			
Settling	ngspice	tsettle	any	0.135	any	0.142	10	0.155	Pass		
time				us		us	us	us			

Plots gain_vs_temp corner = ss, vdd = 1.45, vin = 0.7 corner = sf, vdd = 1.45, vin = 0.71.0050 corner = tt, vdd = 1.45, vin = 0.7corner = fs, vdd = 1.45, vin = 0.7 1.0025 corner = ff, vdd = 1.45, vin = 0.7corner = ss, vdd = 1.5, vin = 0.7 1.0000 corner = sf, vdd = 1.5, vin = 0.7€ 0.9975 corner = tt, vdd = 1.5, vin = 0.7corner = fs, vdd = 1.5, vin = 0.7 .<u>E</u> 0.9950 corner = ff, vdd = 1.5, vin = 0.7corner = ss, vdd = 1.55, vin = 0.7 corner = sf, vdd = 1.55, vin = 0.7 0.9925 corner = tt, vdd = 1.55, vin = 0.7 corner = fs, vdd = 1.55, vin = 0.7 0.9900 corner = ff, vdd = 1.55, vin = 0.7corner = ss, vdd = 1.45, vin = 0.80.9875 corner = sf, vdd = 1.45, vin = 0.8corner = tt, vdd = 1.45, vin = 0.8 130 -40 27 corner = fs. vdd = 1.45. vin = 0.8Temperature (°C) corner = ff, vdd = 1.45, vin = 0.8corner = ss, vdd = 1.5, vin = 0.8corner = sf, vdd = 1.5, vin = 0.8corner = tt, vdd = 1.5, vin = 0.8corner = fs, vdd = 1.5, vin = 0.8- corner = ff, vdd = 1.5, vin = 0.8 corner = ss, vdd = 1.55, vin = 0.8 corner = sf, vdd = 1.55, vin = 0.8 corner = tt, vdd = 1.55, vin = 0.8 corner = fs, vdd = 1.55, vin = 0.8 corner = ff, vdd = 1.55, vin = 0.8corner = ss, vdd = 1.45, vin = 0.9 corner = sf, vdd = 1.45, vin = 0.9 corner = tt, vdd = 1.45, vin = 0.9 corner = fs, vdd = 1.45, vin = 0.9 corner = ff, vdd = 1.45, vin = 0.9 corner = ss, vdd = 1.5, vin = 0.9

Figure 24: gain_vs_temp

- corner = sf, vdd = 1.5, vin = 0.9 - corner = tt, vdd = 1.5, vin = 0.9 - corner = fs, vdd = 1.5, vin = 0.9 - corner = ff, vdd = 1.5, vin = 0.9 - corner = ss, vdd = 1.55, vin = 0.9 - corner = sf, vdd = 1.55, vin = 0.9 - corner = tt, vdd = 1.55, vin = 0.9 - corner = fs, vdd = 1.55, vin = 0.9 - corner = ff, vdd = 1.55, vin = 0.9 - corner = ff, vdd = 1.55, vin = 0.9

gain_vs_vin





Figure 25: gain_vs_vin

gain_vs_vdd corner = ss, temp = -40, vin = 0.7corner = sf, temp = -40, vin = 0.71.0050 corner = tt, temp = -40, vin = 0.7corner = fs, temp = -40, vin = 0.71.0025 corner = ff, temp = -40, vin = 0.7corner = ss, temp = 27, vin = 0.71.0000 corner = sf, temp = 27, vin = 0.70.9975 Sig 0.9950 corner = tt, temp = 27, vin = 0.7 corner = fs, temp = 27, vin = 0.7corner = ff, temp = 27, vin = 0.7corner = ss, temp = 130, vin = 0.7corner = sf, temp = 130, vin = 0.70.9925 corner = tt, temp = 130, vin = 0.7corner = fs, temp = 130, vin = 0.70.9900 corner = ff, temp = 130, vin = 0.7corner = ss, temp = -40, vin = 0.80.9875 corner = sf, temp = -40, vin = 0.8corner = tt, temp = -40, vin = 0.81.55 1.5 1.45 corner = fs, temp = -40, vin = 0.8Vdd (V) corner = ff, temp = -40, vin = 0.8corner = ss, temp = 27, vin = 0.8corner = sf, temp = 27, vin = 0.8corner = tt, temp = 27, vin = 0.8corner = fs, temp = 27, vin = 0.8corner = ff, temp = 27, vin = 0.8corner = ss, temp = 130, vin = 0.8corner = sf, temp = 130, vin = 0.8corner = tt, temp = 130, vin = 0.8corner = fs, temp = 130, vin = 0.8corner = ff, temp = 130, vin = 0.8 corner = ss, temp = -40, vin = 0.9corner = sf, temp = -40, vin = 0.9corner = tt, temp = -40, vin = 0.9corner = fs, temp = -40, vin = 0.9corner = ff, temp = -40, vin = 0.9corner = ss, temp = 27, vin = 0.9corner = sf, temp = 27, vin = 0.9corner = tt, temp = 27, vin = 0.9 corner = fs, temp = 27, vin = 0.9corner = ff, temp = 27, vin = 0.9corner = ss, temp = 130, vin = 0.9corner = sf, temp = 130, vin = 0.9corner = tt, temp = 130, vin = 0.9corner = fs, temp = 130, vin = 0.9corner = ff, temp = 130, vin = 0.9

Figure 26: gain_vs_vdd



bw_vs_temp




Figure 28: bw vs temp

corner = fs, vdd = 1.5, vin = 0.9 corner = ff, vdd = 1.5, vin = 0.9 corner = ss, vdd = 1.55, vin = 0.9 corner = sf, vdd = 1.55, vin = 0.9 corner = tt, vdd = 1.55, vin = 0.9 corner = fs, vdd = 1.55, vin = 0.9 corner = ff, vdd = 1.55, vin = 0.9

bw_vs_vin corner = ss, temp = -40, vdd = 1.45corner = sf, temp = -40, vdd = 1.453.25 corner = tt, temp = -40, vdd = 1.45corner = fs, temp = -40, vdd = 1.453.00 corner = ff, temp = -40, vdd = 1.45corner = ss, temp = 27, vdd = 1.45Bandwidth (Hz) 2.75 2.50 2.25 corner = sf, temp = 27, vdd = 1.45corner = tt, temp = 27, vdd = 1.45corner = fs, temp = 27, vdd = 1.45corner = ff, temp = 27, vdd = 1.45corner = ss, temp = 130, vdd = 1.45corner = sf, temp = 130, vdd = 1.45corner = tt, temp = 130, vdd = 1.452.00 corner = fs, temp = 130, vdd = 1.45corner = ff, temp = 130, vdd = 1.451.75 corner = ss, temp = -40, vdd = 1.5corner = sf, temp = -40, vdd = 1.51.50 corner = tt, temp = -40, vdd = 1.50.7 0.8 0.9 corner = fs, temp = -40, vdd = 1.5ac_params corner = ff, temp = -40, vdd = 1.5corner = ss, temp = 27, vdd = 1.5corner = sf, temp = 27, vdd = 1.5corner = tt, temp = 27, vdd = 1.5corner = fs, temp = 27, vdd = 1.5corner = ff, temp = 27, vdd = 1.5corner = ss, temp = 130, vdd = 1.5corner = sf, temp = 130, vdd = 1.5corner = tt, temp = 130, vdd = 1.5corner = fs, temp = 130, vdd = 1.5corner = ff, temp = 130, vdd = 1.5corner = ss, temp = -40, vdd = 1.55corner = sf, temp = -40, vdd = 1.55corner = tt, temp = -40, vdd = 1.55corner = fs, temp = -40, vdd = 1.55corner = ff, temp = -40, vdd = 1.55corner = ss, temp = 27, vdd = 1.55corner = sf, temp = 27, vdd = 1.55corner = tt, temp = 27, vdd = 1.55corner = fs, temp = 27, vdd = 1.55corner = ff, temp = 27, vdd = 1.55corner = ss, temp = 130, vdd = 1.55corner = sf, temp = 130, vdd = 1.55corner = tt, temp = 130, vdd = 1.55corner = fs, temp = 130, vdd = 1.55corner = ff, temp = 130, vdd = 1.55

62

Figure 29: bw vs vin







Figure 30: bw_vs_vdd




noise_vs_temp 0.00046 corner = ss, vdd = 1.45, vin = 0.7 corner = sf, vdd = 1.45, vin = 0.70.00044 corner = tt, vdd = 1.45, vin = 0.7corner = fs, vdd = 1.45, vin = 0.7 0.00042 corner = ff, vdd = 1.45, vin = 0.7corner = ss, vdd = 1.5, vin = 0.7Output noise (mV) corner = sf, vdd = 1.5, vin = 0.70.00040 corner = tt, vdd = 1.5, vin = 0.7corner = fs, vdd = 1.5, vin = 0.70.00038 corner = ff, vdd = 1.5, vin = 0.7corner = ss, vdd = 1.55, vin = 0.7 0.00036 corner = sf, vdd = 1.55, vin = 0.7corner = tt, vdd = 1.55, vin = 0.7 0.00034 corner = fs, vdd = 1.55, vin = 0.7 corner = ff, vdd = 1.55, vin = 0.70.00032 corner = ss, vdd = 1.45, vin = 0.8 corner = sf. vdd = 1.45. vin = 0.8corner = tt, vdd = 1.45, vin = 0.8 130 corner = fs, vdd = 1.45, vin = 0.8 Temperature (°C) corner = ff. vdd = 1.45. vin = 0.8corner = ss, vdd = 1.5, vin = 0.8 corner = sf, vdd = 1.5, vin = 0.8corner = tt, vdd = 1.5, vin = 0.8corner = fs, vdd = 1.5, vin = 0.8corner = ff, vdd = 1.5, vin = 0.8corner = ss, vdd = 1.55, vin = 0.8 corner = sf, vdd = 1.55, vin = 0.8 corner = tt, vdd = 1.55, vin = 0.8 corner = fs, vdd = 1.55, vin = 0.8 corner = ff, vdd = 1.55, vin = 0.8 corner = ss, vdd = 1.45, vin = 0.9 corner = sf, vdd = 1.45, vin = 0.9corner = tt, vdd = 1.45, vin = 0.9corner = fs, vdd = 1.45, vin = 0.9 corner = ff, vdd = 1.45, vin = 0.9corner = ss, vdd = 1.5, vin = 0.9corner = sf, vdd = 1.5, vin = 0.9corner = tt, vdd = 1.5, vin = 0.9corner = fs, vdd = 1.5, vin = 0.9corner = ff, vdd = 1.5, vin = 0.9corner = ss, vdd = 1.55, vin = 0.9 corner = sf, vdd = 1.55, vin = 0.9 corner = tt, vdd = 1.55, vin = 0.9 corner = fs, vdd = 1.55, vin = 0.9 - corner = ff, vdd = 1.55, vin = 0.9

Figure 32: noise_vs_temp







settling_vs_temp




Figure 36: settling_vs_temp

settling_vs_vin 1e-7 1.550 1.525 1.500 1.475 1.450 1.425 1.400 1.375

0.8

tran_params

1.350





Figure 37: settling_vs_vin

0.9

settling_vs_vdd corner = ss, temp = -40, vin = 0.71.550 corner = sf, temp = -40, vin = 0.7corner = tt, temp = -40, vin = 0.71.525 corner = fs, temp = -40, vin = 0.7corner = ff, temp = -40, vin = 0.71.500 corner = ss, temp = 27, vin = 0.7 Settling time (ns) 1.475 1.450 1.425 corner = sf, temp = 27, vin = 0.7corner = tt, temp = 27, vin = 0.7 corner = fs, temp = 27, vin = 0.7corner = ff, temp = 27, vin = 0.7corner = ss, temp = 130, vin = 0.7corner = sf, temp = 130, vin = 0.7corner = tt, temp = 130, vin = 0.7 1.400 corner = fs, temp = 130, vin = 0.7corner = ff, temp = 130, vin = 0.71.375 corner = ss, temp = -40, vin = 0.8corner = sf, temp = -40, vin = 0.81.350 corner = tt, temp = -40, vin = 0.81.45 1.5 1.55 corner = fs, temp = -40, vin = 0.8Vdd (V) corner = ff, temp = -40, vin = 0.8corner = ss, temp = 27, vin = 0.8corner = sf, temp = 27, vin = 0.8corner = tt, temp = 27, vin = 0.8 corner = fs, temp = 27, vin = 0.8corner = ff, temp = 27, vin = 0.8corner = ss, temp = 130, vin = 0.8corner = sf, temp = 130, vin = 0.8corner = tt, temp = 130, vin = 0.8corner = fs, temp = 130, vin = 0.8corner = ff, temp = 130, vin = 0.8corner = ss, temp = -40, vin = 0.9corner = sf, temp = -40, vin = 0.9corner = tt, temp = -40, vin = 0.9corner = fs, temp = -40, vin = 0.9corner = ff, temp = -40, vin = 0.9corner = ss, temp = 27, vin = 0.9 corner = sf, temp = 27, vin = 0.9corner = tt, temp = 27, vin = 0.9 corner = fs, temp = 27, vin = 0.9corner = ff, temp = 27, vin = 0.9corner = ss, temp = 130, vin = 0.9corner = sf, temp = 130, vin = 0.9corner = tt, temp = 130, vin = 0.9

Figure 38: settling vs vdd

corner = fs, temp = 130, vin = 0.9corner = ff, temp = 130, vin = 0.9



PVT Simulation Analysis

Looking at the CACE report in Note 1 we see that (luckily) the specification is met for all parameters. This is great! We now have a design that we carefully simulated across PVT and other corners, and which is ready for layout. Once we have the layout ready, we can extract the wiring parasitics (R and C) as well as other layout-dependent effects like n-well proximity. Using this augmented netlist we can then again use CACE to check performance across conditions and parameter variations, and if we still pass all specification points then our design is finished.

Cascode Stage

A Fully-Differential OTA

Biasing the OTA

An RC-OPAMP Filter

Summary & Conclusion

Appendix: Middlebrook's Method

When we want to do a closed-loop gain analysis (for stability or other investigations), we have the need to break the loop at one point, apply a stimulus, and monitor the response on the other end. By doing this we want to keep the loading on both ends similar to the original case. To achieve this, we break the loop at one point by inserting (1) an ac voltage source, and (2) attach an ac current source, as shown in Figure 40 and Figure 41. The derivation of this approach is presented in (Middlebrook 1975), and has the big advantage that loading is not changed, and the bias points are also correct.

Source: Article Notebook




Figure 40: Middlebrook voltage loop gain simulation.

Source: Article Notebook




Figure 41: Middlebrook current loop gain simulation.

For both cases we do an ac analysis, and find the corresponding transfer functions $T_{\rm v}$ and $T_{\rm i}$ as

$$T_{\rm v} = -\frac{V_{\rm r}}{V_{\rm f}}$$

and

$$T_{\rm i} = -\frac{I_{\rm r}}{I_{\rm f}}.$$

Then, we can calculate the closed-loop transfer function $T(s) = H_{\rm ol(s)}$ as

$$T(s) = \frac{T_{\rm v}T_{\rm i}-1}{T_{\rm v}+T_{\rm i}+2}. \label{eq:total_total}$$

Appendix: ngspice Cheatsheet

Here is an unsorted list of useful ngspice settings and command:

Commands

- ac dec|lin points fstart fstop performs a small-signal ac analysis with either linear or decade sweep
- dc sourcename vstart vstop vincr [src2 start2 stop2 incr2] runs a dc-sweep, optionally across two variables
- display shows the available data vectors in the current plot
- echo can be used to display text, \$variable or \$&vector, can be useful for debugging
- let name = expr to create a new vector; unlet vector deletes a specified vector; access vector data with \$&vec
- linearize vec linearizes a vector on an equidistant time scale, do this before an FFT; with set specwindow=windowtype a proper windowing function can be set
- meas can be used for various evaluations of measurement results (see ngspice manual for details)
- noise v(output <ref>) src (dec|lin) pts fstart fstop runs a small-signal noise analysis
- op calculates the operating point, useful for checking bias points and device parameters
- plot expr vs scale to plot something
- print expr to print it, use print all to print everything
- remzerovec can be useful to remove vectors with zero length, which otherwise cause issues when saving or plotting data
- rusage plot information about resource usage like memory
- save all or save signal specifies which data is saved during simulation; this lowers RAM usage during simulation and size of RAW file; do save before the actual simulation statement
- setplot show a list of available plots
- set var = value to set the value of a variable; use variable with \$var; unset var removes a variable

- set enable_noisy_r to enable noise of behavioral resistors; usually, this is a good idea
- shell cmd to run a shell command
- show : param, like show : gm shows the $g_{\rm m}$ of all devices after running an operating point with op
- spec plots a spectrum (i.e. frequency domain plot)
- status shows the saved parameters and nodes
- tf runs a transfer function analysis, returning transfer function, input and output resistance
- tran tstep tstop <tstart <tmax>> runs a transient analysis until tstop, reporting results with tstep stepsize, starting to plot at tstart and performs time steps not larger then tmax
- wrdata writes data into a file in a tabular ASCII format; easy to further process
- write writes simulation data (the saved nodes) into a RAW file; default is binary, can be changed to ASCII with set filetype=ascii; with set appendwrite data is added to an existing file

Options

Use option option=val option=val to set various options; important ones are:

- abstol sets the absolute current error tolerance (default is 1pA)
- gmin is the conductance applied at every node for convergence improvement (default is 1e-12); this can be critical for very high impedance circuits
- klu sets the KLU matrix solver
- list print the summary listing of the input data
- maxord sets the numerical order of the integration method (default is 2 for Gear)
- method set the numerical integration method to gear or trap (default is trap)
- node prints the node table
- opts prints the option values
- temp sets the simulation temperature
- reltol set the relative error tolerance (default is 0.001 = 0.1%)
- savecurrents saves the terminal currents of all devices
- sparse sets the sparse matrix solver, which can run noise analysis, but is slower than klu
- vntol sets the absolute voltage error tolerance (default is 1μV)
- warn enables the priting of the SOA warning messages

Convergence Helper

- option gmin can be used to increase the conductance applied at every node
- option method=gear can lead to improved convergence
- .nodeset can be used to specify initial node voltage guesses
- .ic can be used to set initial conditions

Appendix: Xschem Cheatsheet

When opening Xschem, using Help -> Keys a pop-up windows comes up with many useful shortcuts. The most useful are:

Moving around in a schematic:

- Cursor keys to move around
- Ctrl-e to go back to parent schematic
- e to descend into selected symbol
- f full zoom on schematic
- Shift-z to zoom in
- Ctrl-z to zoom out

Editing schematics:

- Del to delete elements
- Ins to insert elements from library
- Escape to abort an operation
- Ctrl-# to rename components with duplicate names
- c to copy elements
- Alt-Shift-1 to add wire lable
- Alt-1 to add lable pin
- m move selected objects
- q to edit properties
- Ctrl-s to save schematic
- t to place a text
- Shift-T to toggle the ignore flag on an instance
- u to undo an operation
- w to draw a wire
- Shift-W draw wire and snap to close pin or netpoint
- & to join, break, and collapse wires

Viewing/Simulating Schematics

- 5 to only view probes
- k to highlight selected net
- Shift-K to unhighlight all nets
- Shift-o to toggle light/dark color scheme
- s to run a simulation

Source: Article Notebook

Hellen, Edward H. 2003. "Verifying the diode–capacitor circuit voltage decay." *American Journal of Physics* 71 (8): 797–800. https://doi.org/10.1119/1.1578070.

- Hu, Chenming. 2010. Modern Semiconductor Devices for Integrated Circuits. Pearson.
- Jespers, Paul G. A., and Boris Murmann. 2017. Systematic Design of Analog CMOS Circuits: Using Pre-Computed Lookup Tables. Cambridge University Press.
- Middlebrook, R. D. 1975. "Measurement of loop gain in feedback systems." *International Journal of Electronics* 38 (4): 485–512. https://doi.org/10.1080/00207217508920421.
- Nagel, Laurence W. 1975. "SPICE2: A Computer Program to Simulate Semiconductor Circuits." PhD thesis, EECS Department, University of California, Berkeley. http://www2.eecs.berkeley.edu/Pubs/TechRpts/1975/9602.html.
- Tsividis, Yannis, and Colin McAndrew. 2011. Operation and Modeling of the MOS Transistor. Oxford University Press.