
Counter Top - Gate-Level Transient Simulation
CLK (V)
RST_n (V)
EN (V)
B0 (V)
B1 (V)
B2 (V)
B3 (V)
B4 (V)
B5 (V)
B6 (V)
B7 (V)
1.2
0.8
0.4
0
0
2
4
6
8
10
t (μs)