

make all
3. make sim-all
sim-rtl/gl-cocotb
sim-gl-xschem
1. make build-all
init-submodules
build-bondpad
build-rfpad
build-logos
build-macros
build-top
build-counter
build-inverter
2. make klayout-drc-regular
make gdscheck-drc-regular
4. make bondplan
BONDPAD
ip/sg13cmos5l_ip__bondpad_70x70/
bondpad
verilog
klayout-drc
gdscheck-drc
RF PAD
ip/sg13cmos5l_ip__rfpad_70x70/
rfpad
verilog
klayout-drc
gdscheck-drc
klayout-lvs
LOGOS
ip/sg13cmos5l_ip__jku*/
ip/sg13cmos5l_ip__template_name/
logo
lef
lib
verilog
klayout-drc
gdscheck-drc
DIGITAL
macros/counter/
lint-verilog-all
build-fpga
build-top
lec + lec-mutant
magic-pex
sim-all
ANALOG
macros/inverter/
klayout-verify-all
gdscheck-drc-all
magic-verify-all
build-top
sim-all
TOP CHIP
top-level Makefile
librelane-nodrc
copy-reports
copy-gds
copy-netlist
copy-render
add-logo-fill
render-gds
PACKAGING
packaging/