Quick-Guide to first Verilog simulation ${\rm ^{(for\ Windows\ users)}}$

© Jakob Ratschenberger Institute for Integrated Circuits, Johannes Kepler University

v0.1 WS2022/23

1 Installations

The following programs have to be downloaded and installed:

- Docker (https://docs.docker.com/desktop/install/windows-install)
- Xming X-server (https://sourceforge.net/projects/xming)

2 Download IIC-OSIC-TOOLS

Download the IIC-OSIC-TOOLS from GitHub (https://github.com/iic-jku/iic-osic-tools) as an archive and extract the files.

3 Setting up the environment

3.1 Start the X-server

Start the X-server by launching the XLaunch application. A new window opens, and the configurations should be set as in figure 1.

3.2 Start Docker

Start Docker and leave it as is (it takes a while to start up).

3.3 Start a terminal

- $\bullet\,$ Start a terminal and navigate to the folder of the extracted <code>IIC-OSIC-TOOLS</code> archive.
- Type in
 - > .\ start_x.bat

and press enter.

If everything works out correctly, a new terminal window should pop up as in figure 3.




Figure 1: XLaunch configurations.

Figure 2: Setting up the ${\tt IIC\text{-}OSIC\text{-}TOOLS}$ in the terminal.




Figure 3: Final result.

4 First simulation

4.1 Create a simple binary counter

and name the file counter.v:

4.2 Create a test bench for the counter

and name the file counter_tb.v:

```
39 /* verilator lint_on STMTDLY */
40 end
41
42 endmodule // counter_tb
```

4.3 Save the files in the working directory

Go to the directory C:\Users\USERNAME\eda\designs\ and make a new subdirectory named \FirstSimulation. Now save counter.v and counter_tb.v in this directory.

If your terminal window isn't open, you could easily start a new one, by restarting the container in the Docker application.

Now check if the files are in the \FirstSimulation directory. If all worked out well, the result should look similar as in figure 4.



Figure 4: File navigation.

4.4 Check the code

To check the code for possible syntax errors (or typical coding mistakes), the tool iic-vlint.sh can be used. The syntax is as follows:

```
> iic-vlint.sh <file.v>
```

4.5 Compile the program

To compile the program, Icarus Verilog will be used. For compiling the Verilog code, the syntax is as follows:

```
> iverilog -g2005 -o <OUTPUTFILE_NAME> <file.v>
```

Now compile the program by

> iverilog -g2005 -o COUNTER counter_tb.v

4.6 Execute the compiled program

The compiled program can be executed by the following command:

```
> vvp <OUTPUTFILE_NAME>
```

Therefore, to execute our counter, type in

> vvp COUNTER

If everything worked out correctly, the results should look like in figure 5.

```
File Edit View Terminal Tabs Help
bash-5.1$ iverilog -g2005 -o COUNTER counter_tb.v
bash-5.1$ vvp COUNTER
VCD info: dumpfile counter_tb.vcd opened for output.
counter_tb.v:40: $finish called at 130 (1ns)
bash-5.1$
```

Figure 5: Compiled and executed counter.

4.7 Look at the waveform

Since we dumped all variables in the result file counter_tb.vcd we can investigate our counter design. For this, we use gtkwave, which is a waveform plotting tool for digital signals.

To view the waveforms of our counter, type in and execute:

> gtkwave counter_tb.vcd

Now a new window pops up and the waveforms can be investigated. The results should look like in figure 6.




Figure 6: Waveforms of the counter.