CodeGen Overview and Focus on SelectionDAGs

Dan Gohman

What does CodeGen do?

- * A very large analysis
- * Input: LLVM IR
- * Output: Machine Code
 - * optimize for "efficient" generated code
 - * run quickly

CodeGen Phases

- * Preparation
- * Selection DAG
 - * Instruction Selection and Scheduling
- * Register Allocation
- * Output


Intro

Input: LLVM IR

```
bb:
%i = phi i32 [ 0, %entry ], [ %i.next, %bb ]
%sum = phi double [ 0.0, %entry ], [ %sum.next, %bb ]
%t0 = getelementptr i64* %x, i32 %i
%t1 = load i64* %t0
%t2 = mul i64 %t1, 101
%t3 = add i64 %t2, 3
store i64 %t3, i64* %t0
%t4 = getelementptr double* %y, i32 %i
%t5 = load double* %t4
%sum.next = add double %sum, %t5
%i.next = add i32 %i, 1
%exitcond = icmp eq i32 %i.next, %n
br il %exitcond, label %return, label %bb
```


Intro

SPNode



SPValue


SPUse



EntryToken 0x1816f74 0x181721c i32 Intro Register #1026 Register #1025 Constant: 1 Register #1024 0x181732c 0x1817cbc 0x1816ffc 0x1817bac 0x181710c 0x18172a4 i32 Register #1030 seteq CopyFromReg CopyFromReg 0x149600c 0x1817dcc 0x1817084 0x1817194 0x18173b4 0x1817c34 0x1817d44 i32 ch i32 ch i32 EntryToken CopyToReg 0x181754c 0x1817904 0x1496094 0x181743c 0x1817e54 i32 0x1816f74 ch Constant: 101 load A=4 0x18175d4 i64 0x181776c 0x18176e4 add 0x18177f4 i64 store A=4 Register #1028 0x1817a14 0x181787c f64 ch CopyFromReg load A=4 0x1817a9c 0x181798c f64 ch f64 ch Register #1029 0x1817edc fadd 0x1817b24 f64 CopyToReg 0x149611c 0x1817f64 ch TokenFactor BB: bb xor 0x149622c 0x14962b4 0x14961a4 i1 0x14962b4 ch 0x149633c ch Constant: 0 GraphRoot 0x18174c4 i32 dag-combine1 input for example:bb

Intro

- * Unique use of PAG-based IR
- * Automatic CSE
- * Lower Level than LLVM
- * llc -view-*-dags



Selection PAG Phases

Lower


Combine


Legalize


Combine


Select


Schedule













































































Instruction Patterns


Lower

Combine


Legalize


Combine


Select





SUnit















- * Topological Sort
- * Schedule for register pressure
- * Schedule for latency
- * Preserve physical register dependencies



Output: A sequence of Machinelnstrs

```
%reg1027 = PHI %reg1033, mbb<entry,0x1811988>, %reg1030, mbb<br/>bb,0x18119f8>
```

%reg1028 = PHI %reg1034, mbb<entry,0x1811988>, %reg1029, mbb
bb,0x18119f8>

%reg1035 = MOV32ri 101

%EAX = MOV32rr %reg1035

MUL32m %reg1025, 8, %reg1027, 0, %EAX, %EDX, %EFLAGS, %EAX

%reg1036 = MOV32rr %EAX

%reg1037 = MOV32rr %EDX

%reg1038 = IMUL32rmi8 %reg1025, 8, %reg1027, 4, 101, %EFLAGS, Mem:LD(4,4)[t7+4]

%reg1039 = ADD32rr %reg1038, %reg1037, %EFLAGS

. . .

Selection DAG Future

- * LegalizeTypes
- * SEME regions, whole-functions
- * More precise dependencies
- * Fast -00 isel?
- * BURG-style isel?

CodeGen continues...

- * Late Code Motion
- * Register Allocation
- * Output

Questions?