

assignment 2COA

Date: / /

Page No.

4-2. The outputs of 4 registers, R_0, R_1, R_2, R_3 are connected through 4 to 1 line multiplexers to the inputs of a fifth register, R_5 . Each register is eight bits long. The required number of transfers are dictated by four timing variables T_0 through T_3 as follows:


$$T_0: R_5 \leftarrow R_0$$

$$T_1: R_5 \leftarrow R_1$$

$$T_2: R_5 \leftarrow R_2$$

$$T_3: R_5 \leftarrow R_3$$

The timing variables are mutually exclusive which means that only one variable is equal to 1 at any given time, while the other three are equal to 0. Draw a block diagram showing the hardware implementation of the register transfers. Include connections necessary from 4 timing variables to obtain selection inputs of multiplexers and to the load input of register R_5 .



$$S_1 = T_1 + T_2$$

$$S_0 = T_1 + T_2$$

$$\text{load} = T_0 + T_1 + T_2 + T_3$$


T_0	T_1	T_2	T_3	S_1	S_0	Load
0	0	0	0	x	x	0
1	0	0	0	0	0	1
0	1	0	0	0	1	1
0	0	1	0	1	0	1
0	0	0	1	0	1	1

4-8. Draw the block diagram for hardware that implements the following statements:

$$n+yz: AR \leftarrow AR + BR$$

where AR and BR are $2n$ -bit registers and n, y and z are control variables. Include the logic gates for control function.




$$n+yz: AR \leftarrow AR + BR$$



4-10: Solution,


$$xT: R1 \leftarrow R1 + R2$$

$$x'T: R1 \leftarrow R2$$

4 bit binary adder.2x1 MUX (Quad):

4-15. design an arithmetic circuit with one selection variable S and two n -bit data inputs A and B . The circuit generates the following four arithmetic operations in conjunction with input carry C_{in} . Draw the logic diagram for the first 2 stages.

S	$C_{in} = 0$	$C_{in} = 1$
0	$D = A + B$ (add)	$D = A + 1$ (increment)
1	$D = A - 1$ (decrement)	$D = A + \bar{B} + 1$ (subtract)



S	C_{in}	X	Y	
0	0	A	B	$(A+B)$ add
0	1	A	0	$(A+1)$ Increment
1	0	A	1	$(A-1)$ decrement
1	1	A	\bar{B}	$(A-B)$ subtract

4.18) Register A holds 8 bit binary 11011001. Determine the B operand and the logic microoperations to be performed in order to change the value in A to

(a) 01101101

(b) 11111101

(a) $A = 11011001$
 $B = 10110100$

$A \leftarrow A \oplus B : 01101101$

(b) $A = 11011001$
 $B = 10110100$

$A \leftarrow A \vee B : 11111101$

4.19) The 8 bit registers AR, BR, CR, DR initially have following values.

AR = 11110010

BR = 11111111

CR = 10111001

DR = 11101010

Determine 8 bit values in each register after the execution of following sequence of microoperations.

$AR \leftarrow AR + BR$ add BR to AR

$CR \leftarrow CR \wedge DR$, $BR \leftarrow BR + 1$ and DR to CR, increment BR

$AR \leftarrow AR - CR$ subtract CR from AR

AR = 11110010

BR = 11111111

CR = 10111001

DR = 11101010

(a) Add BR to AR : $AR \leftarrow AR + BR$

AR = 11110010 (+)

BR = 11111111

✓ AR = 11110001

(b) $CR \leftarrow CR \wedge DR$, $BR \leftarrow BR + 1$

CR = 10111001 (A)

DR = 11101010

✓ CR = 10101000

BR = 11111111

0 +

✓ BR = 00000000

(c) $AR \leftarrow AR \oplus CR$

AR = 11110001

CR = 10101000 (-)

AR = 01011001

Thus, finally, AR = 01011001

BR = 00000000

CR = 10101000

DR = 11101010

#