


A group of Compatible ICs with same logic levels & supply voltages for performing various logic functions have been fabricated using a specific circuit configuration is called as logic family.



BiCMOS → Use CMOS for input & Logic operation and Bipolar for output.


Characteristics:-

	<u>No. of basic gates</u>	<u>No. of components / Transistors</u>
SSI -	< 12	< 100
MSI -	12 - 99	100 - 999
LSI -	100 - 999	1000 - 9999
VLSI -	> 1000	> 10,000

- (i) Speed of operation
- (ii) Power dissipation
- (iii) Figure of merit
- (iv) Fan-out
- (v) Current - voltage Parameter

- (vi) noise immunity
- (vii) operating temperature range
- (viii) power supply requirement
- (ix) flexibilities available

(67)



$$\text{Propagation delay of Gate} = \frac{t_{PHL} + t_{PLH}}{2}$$

Power dissipation: $V_{CC} \times I_{\text{average}}$, $I_{\text{average}} = \frac{I_{CC}(0) + I_{CC}(1)}{2}$

in milli watts (mW)

[Average of input Collector current & of P-Transistor Collector current]

F.O.M. : - P.D (in nano sec) \times Power (mW)

(Fig of merit)

ns \times mW = Pico Joule

A low value of FOM is desirable.

Speed $\uparrow \rightarrow$ PD \uparrow & vice versa.
(Power dissipation)

Fan-out: No. of similar gates which can be driven by a gate.

High fanout is advantageous as it reduces the need of additional drivers to drive more gates.

V_{IH} - maximum input voltage recognized by the gate as logic 1.

V_{IL} - minimum " " " " " logic 0

V_{OH}

V_{OL}

FAN-IN No. of inputs that can be connected to the input of a gate without degradation in the input voltage level.

I_{1L}

(68)

I_{1H}


I_{OL} — max. current gate can sink at 0 level

I_{OH} — maximum current which the gate can sink in 1 level.

Noise immunity

Stray Electric & magnetic field may induce unwanted voltage in the circuit is called noise (glitch, transients)

A quantitative measure of Noise immunity of a Logic family is called. NOISE MARGIN.




Circuit's ability to tolerate noise levels is referred as Noise immunity.

Temperature :

$0 \rightarrow +70^\circ\text{C}$ — Consumer Appliances & Industrial Appl.
 $-55^\circ\text{C} \rightarrow 125^\circ\text{C}$ — Military

wired logic -



without additional gate

supply voltage - 5V.

Logic 0 o/p \rightarrow 0 to 0.4V

Logic 1 o/p - 2.4 to 5V.


Logic 0 i/p - 0 to 0.8

Logic 1 input - 2 to 5

noise immunity - 0.4V

The basic circuit for TTL Logic family is the NAND gate.

TTL NAND Gate



- When Q_1 is ON, i.e. all inputs are zero (Ground)
 Q_2 is OFF & Q_4 is OFF. so o/p = V_{cc} = Logic - 1
- When all inputs are 1, Then Q_1 is reverse biased, so OFF
 however, CB junction ^{of Q_1} is forward biased to supply necessary base current to Q_2 . so Q_2 - Saturates (ON).
- Drop across R_2 is sufficient to make Q_4 ON.
 so o/p = Low.

. In absence of diode, ~~trans~~ Q_3 will conduct slightly when the op is low. In order to prevent this, a diode is connected between Q_3 & Q_4 .

The voltage drop across the diode keeps the base-emitter junction of Q_3 reverse biased, so Q_4 will conduct when op is low.

(70)

<u>Version</u>	<u>Propagation delay (ns)</u>	<u>Power dissipation (mW)</u>	<u>maxⁿ clock MHz</u>	<u>Fan out</u>
Standard TTL	10	10	35	10
Low power LTTL	33	1	3	10
High speed HTTL	6	22	50	10
Schottky STTL	3	19	125	10
Low power Schottky LSTTL	9.5	2	45	10

Output Configurations in TTL

(1) Totem pole o/p (2) open collector o/p (3) Tri-state o/p

Totem pole o/p

. Standard o/p of a TTL gate.

. Designed to reduce propagation delay.

. Provide sufficient o/p power for high fan out.

. Low o/p impedance in both logical states.


when Q_3 ON - 70Ω - Logic-1.

when Q_4 ON - 12Ω - Logic-0

. Totem pole o/p can't be connected together for wired AND

TTL NOR Gate

(72)



Operation

① $A=0, B=0$, , Q_1 & Q_2 forward biased, and pull current away from transistor Q_3 & Q_4 .

So Q_3-Q_4 — OFF,

Q_5 — ON, Q_6 = OFF. O/p — High.

② $A=0, B=1$, Q_1 — Forward — ON.
 Q_2 — Reverse biased — OFF

Q_3 — OFF, Q_4 — ON.




Q_6 ON, Q_5 — OFF — O/p = Low.

③ $A=1, B=0$, Q_1 — OFF, Q_2 — ON, Q_3 — ON, Q_4 — OFF
 Q_6 — ON, Q_5 — OFF, O/p = Low.

④ $A=1, B=1$, Q_3 — ON, Q_4 — ON, Q_6 — ON, Q_5 — OFF — O/p = Low.

open collector O/P

(71)



- R_3 & Diode₂ removed from standard circuit
- External Pull-up resistor is required to be connected,
- Provides wired AND operation
- O/p is Low when Q_4 - ON, O/p is high when Q_4 is off.
- Increase in Switching time delay because of Pull-up resistor with resistance of few $k\Omega$.
So slow Switching Speed.

Note ① Floating TTL input is equivalent to high input.
as when input is high, there is no emitter current.
Similarly, when open, no emitter current.

② Un used input may pick up stray noise voltage.
leading to erroneous operation, so it should be connected
to either V_{cc} or ground.