
#### THE BASIC COMPUTER

- The Basic Computer has two components, a processor and memory
- The memory has 4096 words in it
  - $-4096 = 2^{12}$ , so it takes 12 bits to select a word in memory
- · Each word is 16 bits long



### INSTRUCTIONS


- Program
  - A sequence of (machine) instructions
- (Machine) Instruction
  - A group of bits that tell the computer to perform a specific operation (a sequence of micro-operation)
- The instructions of a program, along with any needed data are stored in memory
- The CPU reads the next instruction from memory
- It is placed in an Instruction Register (IR)
- Control circuitry in control unit then translates the instruction into the sequence of microoperations necessary to implement it

### STORED PROGRAM ORGANIZATION

#### **Instruction Format**


- A computer instruction is often divided into two parts
  - An opcode (Operation Code) that specifies the operation for that instruction
  - An address that specifies the registers and/or locations in memory to use for that operation
- In the Basic Computer, since the memory contains 4096 (= 2<sup>12</sup>) words, we needs 12 bit to specify which memory address this instruction will use
- In the Basic Computer, bit 15 of the instruction specifies the addressing mode (0: direct addressing, 1: indirect addressing)
- Since the memory words, and hence the instructions, are 16 bits long, that leaves 3 bits for the instruction's opcode

#### Instruction Format



#### ADDRESSING MODES


- The address field of an instruction can represent either
  - Direct address: the address in memory of the data to use (the address of the operand), (Or)
  - Indirect address: the address in memory of the address in memory of the data to use



- Effective Address (EA)
  - The address, that can be directly used without modification to access an operand for a computation-type instruction, or as the target address for a branch-type instruction

## **COMPUTER REGISTERS**

#### Registers in the Basic Computer




#### List of BC Registers

DR	16	Data Register	Holds memory operand	
AR	12	Address Register	Holds address for memory Processor register	
AC	16	Accumulator		
IR	16	Instruction Register	Holds instruction code	
PC	12	<b>Program Counter</b>	Holds address of instruction	
TR	16	<b>Temporary Register</b>	Holds temporary data	
INPR	8	Input Register	Holds input character	
OUTR	8	<b>Output Register</b>	Holds output character	

#### **COMMON BUS SYSTEM**

- The registers in the Basic Computer are connected using a bus
- This gives a savings in circuitry over complete connections between registers



#### **COMMON BUS SYSTEM**

Three control lines, S<sub>2</sub>, S<sub>1</sub>, and S<sub>0</sub> control which register the bus selects as its input


S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	Register
0 0 0	x
0 0 1	AR
0 1 0	PC
0 1 1	DR
1 0 0	AC
1 0 1	IR
1 1 0	TR
1 1 1	Memory

- Either one of the registers will have its load signal activated, or the memory will have its read signal activated
  - Will determine where the data from the bus gets loaded
- The 12-bit registers, AR and PC, have 0's loaded onto the bus in the high order 4 bit positions
- When the 8-bit register OUTR is loaded from the bus, the data comes from the low order 8 bits on the bus

#### **COMPUTER INSTRUCTIONS**

Basic Computer Instruction Format

Memory-Reference Instructions (OP-code = 000 - 110)



Register-Reference Instructions (OP-code = 111, I = 0)



Input-Output Instructions (OP-code =111, I = 1)

```
15 12 11 0
1 1 1 1 I/O operation
```

## BASIC COMPUTER INSTRUCTIONS

	Hex	Code		
Symbol	1 = 0	I = 1	Description	
AND	0xxx	8xxx	AND memory word to AC	
ADD	1xxx	9xxx	Add memory word to AC	
LDA	2xxx	Axxx	Load AC from memory	
STA	3xxx	Bxxx	Store content of AC into memory	
BUN	4xxx	Cxxx	Branch unconditionally	
BSA	5xxx	Dxxx	Branch and save return address	
ISZ	6xxx	Exxx	Increment and skip if zero	
CLA	79	00	Clear AC	
CLE		00	Clear E	
CMA		00	Complement AC	
CME	7100		Complement E	
CIR	7080		Circulate right AC and E	
CIL	7040		Circulate left AC and E	
INC	7020		Increment AC	
SPA	7010		Skip next instr. if AC is positive	
SNA	7008		Skip next instr. if AC is negative	
SZA	7004		Skip next instr. if AC is zero	
SZE	7002		Skip next instr. if E is zero	
HLT	7001		Halt computer	
INP	FS	00	Input character to AC	
OUT		00	Output character from AC	
SKI	F2		Skip on input flag	
SKO	F100		Skip on output flag	
ION	F080		Interrupt on	
IOF		40	Interrupt off	

#### INSTRUCTION SET COMPLETENESS

A computer should have a set of instructions so that the user can construct machine language programs to evaluate any function that is known to be computable.

### **Instruction Types**

#### Functional Instructions:

- Arithmetic, logic, and shift instructions
- ADD, CMA, INC, CIR, CIL, AND, CLA

#### Transfer Instructions:

- -Data transfers between the main memory and the processor registers
- LDA, STA

#### **Control Instructions:**

- Program sequencing and control
- BUN, BSA, ISZ

#### Input / Output Instructions:


- Input and output
- INP, OUT

#### CONTROL UNIT

- Control unit (CU) of a processor translates from machine instructions to the control signals for the microoperations that implement them
- Control units are implemented in one of two ways
- Hardwired Control
  - CU is made up of sequential and combinational circuits to generate the control signals
- Microprogrammed Control
  - A control memory on the processor contains microprograms that activate the necessary control signals
- We will consider a hardwired implementation of the control unit for the Basic Computer

## TIMING AND CONTROL

#### **Control unit of Basic Computer**




16

### TIMING SIGNALS

- Generated by 4-bit sequence counter and 4×16 decoder
- The SC can be incremented or cleared.

-- Example:  $T_0$ ,  $T_1$ ,  $T_2$ ,  $T_3$ ,  $T_4$ ,  $T_0$ ,  $T_1$ , . . . Assume: At time  $T_4$ , SC is cleared to 0 if decoder output D3 is active.

 $D_3T_4$ : SC  $\leftarrow 0$ 




### INSTRUCTION CYCLE

- In Basic Computer, a machine instruction is executed in the following cycle:
  - 1. Fetch an instruction from memory
  - 2. Decode the instruction
  - 3. Read the effective address from memory if the instruction has an indirect address
  - 4. Execute the instruction
- After an instruction is executed, the cycle starts again at step 1, for the next instruction
- Note: Every different processor has its own (different) instruction cycle


## **FETCH and DECODE**

Fetch and Decode

```
T0: AR \leftarrow PC (S<sub>0</sub>S<sub>1</sub>S<sub>2</sub>=010, T0=1)
T1: IR \leftarrow M [AR], PC \leftarrow PC + 1 (S0S1S2=111, T1=1)
T2: D0, . . . , D7 \leftarrow Decode IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)
```



#### DETERMINE THE TYPE OF INSTRUCTION



D'7IT3:  $AR \leftarrow M[AR]$ 

D'7l'T3: Nothing

D7l'T3: Execute a register-reference instr.

D7IT3: Execute an input-output instr.

20

#### REGISTER REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

- $D_7 = 1$ , I = 0
- Register Ref. Instr. is specified in b<sub>0</sub> -- b<sub>11</sub> of IR
   Execution starts with timing signal T<sub>3</sub>

```
r = D<sub>7</sub> I'T<sub>3</sub> => Register Reference Instruction
B_i = IR(i), i=0,1,2,...,11
```

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CMA CME CIR CIL INC SPA SNA SZA SZE	CLE CMA CME CIR CIL INC SPA SNA SZA SZE
--	---	--

#### MEMORY REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description
AND	D <sub>0</sub>	$AC \leftarrow AC \land M[AR]$
ADD	$D_1$	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D <sub>2</sub>	AC ← M[AR]
STA	_	M[AR] ← AC
BUN		PC ← AR
BSA		$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	-	$M[AR] \leftarrow M[AR] + 1$ , if $M[AR] + 1 = 0$ then $PC \leftarrow PC+1$

- The effective address of the instruction is in AR and was placed there during timing signal T<sub>2</sub> when I = 0, or during timing signal T<sub>3</sub> when I = 1
- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of MR instruction starts with T<sub>4</sub>

#### AND to AC

 $D_0T_4$ : DR  $\leftarrow$  M[AR] Read operand  $D_0T_5$ : AC  $\leftarrow$  AC  $\wedge$  DR, SC  $\leftarrow$  0 AND with AC

#### ADD to AC

 $D_1T_4$ : DR  $\leftarrow$  M[AR] Read operand

 $D_1T_5$ : AC  $\leftarrow$  AC + DR, E  $\leftarrow$  C<sub>out</sub>, SC  $\leftarrow$  0 Add to AC and store carry in E

#### **MEMORY REFERENCE INSTRUCTIONS**

LDA: Load to AC

 $D_2T_4$ : DR  $\leftarrow$  M[AR]

 $D_2T_5$ : AC  $\leftarrow$  DR, SC  $\leftarrow$  0

STA: Store AC


 $D_3T_4$ : M[AR]  $\leftarrow$  AC, SC  $\leftarrow$  0

**BUN: Branch Unconditionally** 

 $D_4T_4$ : PC  $\leftarrow$  AR, SC  $\leftarrow$  0

**BSA: Branch and Save Return Address** 

 $M[AR] \leftarrow PC, PC \leftarrow AR + 1$ 



135

135

21

Memory

# MEMORY REFERENCE INSTRUCTIONS

BSA:

 $D_5T_4$ : M[AR]  $\leftarrow$  PC, AR  $\leftarrow$  AR + 1


 $D_5T_5$ : PC  $\leftarrow$  AR, SC  $\leftarrow$  0

ISZ: Increment and Skip-if-Zero

 $D_6T_4$ : DR  $\leftarrow$  M[AR]  $D_6T_5$ : DR  $\leftarrow$  DR + 1

 $D_6T_4$ : M[AR]  $\leftarrow$  DR, if (DR = 0) then (PC  $\leftarrow$  PC + 1), SC  $\leftarrow$  0


# FLOWCHART FOR MEMORY REFERENCE INSTRUCTIONS



#### INPUT-OUTPUT AND INTERRUPT

#### A Terminal with a keyboard and a Printer

Input-Output Configuration



INPR Input register - 8 bits
OUTR Output register - 8 bits
FGI Input flag - 1 bit
FGO Output flag - 1 bit
IEN Interrupt enable - 1 bit

- The terminal sends and receives serial information
- The serial info. from the keyboard is shifted into INPR
- The serial info. for the printer is stored in the OUTR
- INPR and OUTR communicate with the terminal serially and with the AC in parallel.
- The flags are needed to synchronize the timing difference between I/O device and the computer

# PROGRAM CONTROLLED DATA TRANSFER

-- CPU --/\* Initially FGI = 0 \*/ /\* Input \*/ loop: If FGI = 0 goto loop  $AC \leftarrow INPR, FGI \leftarrow 0$ /\* Initially FGO = 1 \*/ /\* Output \*/ loop: If FGO = 0 goto loop OUTR  $\leftarrow$  AC, FGO  $\leftarrow$  0 FGI=0 Start Input FGI ← 0 yes FGI=0 no AC ← INPR More Character no END

-- I/O Device -loop: If FGI = 1 goto loop INPR ← new data, FGI ← 1 loop: If FGO = 1 goto loop consume OUTR, FGO ← 1 FGO=1 **Start Output** AC ← Data yes FG0=0 OUTR ← AC FGO  $\leftarrow$  0 More Character , no

**END** 

## **INPUT- OUTPUT INSTRUCTIONS**


$$D_7IT_3 = p$$
  
 $IR(i) = B_i, i = 6, ..., 11$ 

INP OUT SKI SKO ION IOF	pB <sub>10</sub> : pB <sub>9</sub> : pB <sub>8</sub> : pB <sub>7</sub> :	$SC \leftarrow 0$ $AC(0-7) \leftarrow INPR, FGI \leftarrow 0$ $OUTR \leftarrow AC(0-7), FGO \leftarrow 0$ $if(FGI = 1) then (PC \leftarrow PC + 1)$ $if(FGO = 1) then (PC \leftarrow PC + 1)$ $IEN \leftarrow 1$ $IEN \leftarrow 0$	Clear SC Input char. to AC Output char. from AC Skip on input flag Skip on output flag Interrupt enable on Interrupt enable off
IOF	pB <sub>6</sub> :	IEN ← 0	Interrupt enable off

#### INTERRUPT INITIATED INPUT/OUTPUT

- -Open communication only when some data has to be passed
  - interrupt.
  - The I/O interface, instead of the CPU, monitors the I/O device.
- When the interface founds that the I/O device is ready for data transfer, it generates an interrupt request to the CPU.
- Upon detecting an interrupt, the CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing.
- \* IEN (Interrupt-enable flip-flop)
  - can be set and cleared by instructions
  - when cleared, the computer cannot be interrupted


#### FLOWCHART FOR INTERRUPT CYCLE




- The interrupt cycle is a HW implementation of a branch and save return address operation.
- At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1.
- At memory address 1, the programmer must store a branch instruction that sends the control to an interrupt service routine
- The instruction that returns the control to the original program is "indirect BUN 0"

# REGISTER TRANSFER OPERATIONS IN INTERRUPT CYCLE

#### Memory





Register Transfer Statements for Interrupt Cycle
- R F/F ← 1 if IEN (FGI + FGO)T<sub>0</sub>'T<sub>1</sub>'T<sub>2</sub>'

⇔ T<sub>0</sub>'T<sub>1</sub>'T<sub>2</sub>' (IEN)(FGI + FGO): R ← 1

- The fetch and decode phases of the instruction cycle must be modified → Replace T<sub>0</sub>, T<sub>1</sub>, T<sub>2</sub> with R'T<sub>0</sub>, R'T<sub>1</sub>, R'T<sub>2</sub>
- The interrupt cycle:

$$RT_0$$
:  $AR \leftarrow 0$ ,  $TR \leftarrow PC$ 

$$RT_1$$
: M[AR]  $\leftarrow$  TR, PC  $\leftarrow$  0

$$RT_2$$
:  $PC \leftarrow PC + 1$ ,  $IEN \leftarrow 0$ ,  $R \leftarrow 0$ ,  $SC \leftarrow 0$ 

## **Complete Computer Operation Description**

