FOURTH SEMESTER

B.Tech.[CO/IT/SE]

Roll No.

MID SEMESTER EXAMINATION MARCH-2020

EC262 DIGITAL ELECTRONICS

Time: 1 and 1/2 Hours

Max. Marks: 20

Answer All Questions Assume suitable missing data, if any

1. (a) Design Full Subtractor by using two half subtractors and derive the expression also.

(b) Express the switching circuit shown in the Fig.1. in binary logic notation [3+1]




Fig.1.

2. Analyze the two output circuit shown in Fig. 2. Indicate the logic expression associated with every gate output [4]




Fig. 2.

- 3. (a) Implement the Boolean following function by using 8:1 MUX $P(QWER) = \pi M(1,2,4,5,9,11,12,15)$
 - (b) Minimize the given POS expression by using Karnaugh-Map method $F=\pi M(0,2,3,5,6,10,12)$ with M8, M13, M15 as don't care terms.

4.	(a) Design a circuit using De-Mux to convert 8421 BCD code to Ex	
	code 44001 are two 5-hit hinary numbers represent	ed
,	somplement format. Represent the same of X and 1 in the	
1. 1.7	complement format using 6 bits. [24]	Jon
_	with neat circuit diagram, explain the working Master Slave JK flip-f	юр
	TOTAL TOTAL CONTROL TO CONTROL	1 1
	(a) Design a 32:1 Mux using 4:1 mux and a basic gate calculate h	10W
6.	(a) Design a 32:1 Mux using 4.1 max and	[2]
	many 4:1 Mux are required?	[-]
	(b) Design an three even parity generator	[2]
	(b) Design an time even parity begins	