Chapter 1

Computer Organisation & Architecture

- Computer:- An electronic device for storing and processing data, typically in binary form, according to the instruction given it in a variable program.
- Computer system: Hardware and Software.

Computer Network:




Figure 1-1 Block diagram of a digital computer.

- Computer Organisation: H/w component operate + connected together to form computer system.
- Computer Design: H/W design of the computer.
- •Computer Architecture: structure + behaviour of the computer.

Digital system

• Digital System: Interconnection of digital h/w module.

Module:- register, decoder, control logic units etc.

Micro-operation:- The operation executed on the data store in register.

Eg: shift, load etc.

The internal h/w organization of a digital computer is define by:

- 1. Set of register and its function,
- 2. The sequence of micro-operation, and
- 3. The control.

Register Transfer Language

- Symbolic notation to represent the sequence of micro-operation and control function.
- Register:- Computer register are designated by capital letter

Eg:- MAR (Memory Address Register)


PC (program counter)

IR(instruction register)

R1(processor register)

Register Transfer Language:

Figure 4-1 Block diagram of register.



Register Transfer Language

- R2 ← R1; (transfer of the content of register R1 into register R2).
- If (P=1) then (R2 ← R1)

P is the Boolean variable = 0 or 1.

It is written as: $P: R2 \leftarrow R1$.






Figure 4-2 Transfer from R1 to R2 when P = 1.





Register Transfer Language:

• Denotes the common operation in common clock pulse provided T=1.

$$T: R2 \leftarrow R1, R1 \leftarrow R2$$

TABLE 4-1 Basic Symbols for Register Transfers

Symbol	Description	Examples
Letters (and numerals)	Denotes a register	MAR, R2
Parentheses ()	Denotes a part of a register	R2(0-7), R2(L)
Arrow ←	Denotes transfer of information	$R2 \leftarrow R1$
Comma,	Separates two microoperations	$R2 \leftarrow R1, R1 \leftarrow R2$

Bus system


- Provide path to transfer the information b/w the register in a multiple-register configuration.
- It consist of: Common line (one for each bit),

Control signal (to select the register)

Two ways of constructing a common bus system:

- (A) Multiplexer, and
- (B) Buffer

Bus system using MUX



B3 B2 B1 B0

TABLE 4-2 Function Table for Bus of Fig. 4-3

S_1	S ₀	Register selected
0	0	Α
0	1	В
1	0	С
1	1	D


For, K no. register n bit each, Mux= n , (K x 1) size each. Select line = $\log_2 K$ Eg: 8 Register 16 bit each, MUX= 16, (8x1) , 3 select line. • The symbolic statement for a bus transfer can be written as BUS←C, R1←BUS.

Three state Bus buffer

• 3 state: 2 state (logic 0 and logic 1)

3rd state (high impedance state, i.e. open ckt (not connected)

Figure 4-4 Graphic symbols for three-state buffer.



Three state buffer





Figure 4-5 Bus line with three state-buffers.


En	s1	s0	A0	В0	C0	D0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	X	X	0	0	0	0

For K register , n bit each, n ckt with K buffer in each is required.

Memory Unit

- A memory unit is a collection of storage cells together with associated ckt needed to transfer information in and out of storage.
- Group of bits = words.





Read : DR \leftarrow M[AR], Write: M[AR] \leftarrow R1.

Arithmetic micro-operation

TABLE 4-3 Arithmetic Microoperations

Symbolic designation	Description
$R3 \leftarrow R1 + R2$	Contents of R1 plus R2 transferred to R3
$R3 \leftarrow R1 - R2$	Contents of R1 minus R2 transferred to R3
$R2 \leftarrow \overline{R2}$	Complement the contents of R2 (1's complement)
$R2 \leftarrow \overline{R2} + 1$	2's complement the contents of R2 (negate)
$R3 \leftarrow R1 + \overline{R2} + 1$	R1 plus the 2's complement of R2 (subtraction)
$R1 \leftarrow R1 + 1$	Increment the contents of R1 by one
$R1 \leftarrow R1 - 1$	Decrement the contents of R1 by one

Binary Adder




Figure 4-6 4-bit binary adder.

	3	2	1	0
Carry	1	1		
В	0	1	1	0
A +	0	1	1	1
S	1	1	0	1

Binary Adder- Subtractor

- M=0: circuit work as adder
- M=1: circuit work as subtractor
- A-B= A+B'+1; -B can be written as in 2's complement (B'+1)




Figure 4-7 4-bit adder-subtractor.

Binary Increment




Figure 4-8 4-bit binary incrementer.

Arithmetic Circuit




Figure 4-9 4-bit arithmetic circuit.

TABLE 4-4 Arithmetic Circuit Function Table

Select		_			
$\overline{S_1}$	S ₀	$C_{\rm in}$	Input Y	$D = A + Y + C_{\rm in}$	Microoperation
0	0	0	В	D = A + B	Add
0	0	1	В	D = A + B + 1	Add with carry
0	1	0	\overline{B}	$D = A + \overline{B}$	Subtract with borrow
0	1	1	\overline{B}	$D=A+\overline{B}+1$	Subtract
1	0	0	0	D = A	Transfer A
1	0	1	0	D=A+1	Increment A
1	1	0	1	D = A - 1	Decrement A
1	1	1	1	D = A	Transfer A

Logical micro-operation

```
\lor \rightarrow OR; \land \rightarrow AND;
P + Q: R1 \leftarrow R2 + R3, R4 \leftarrow R5 \lor R6
```

+ in micro-operation represent summation, whereas, in Control or Boolean function it is denoted as OR operation.


List of micro-operation using 2 binary variable.

TABLE 4-6 Sixteen Logic Microoperations

		
Boolean function	Microoperation	Name
$F_0 = 0$	<i>F</i> ←0	Clear
$F_1 = xy$	$F \leftarrow A \wedge B$	AND
$F_2 = xy'$	$F \leftarrow A \wedge \overline{B}$	
$F_3 = x$	$F \leftarrow A$	Transfer A
$F_4 = x'y$	$F \leftarrow \overline{A} \wedge B$	
$F_5 = y$	$F \leftarrow B$	Transfer B
$F_6 = x \oplus y$	$F \leftarrow A \oplus B$	Exclusive-OR
$F_7 = x + y$	$F \leftarrow A \lor B$	OR
$F_8 = (x + y)'$	$F \leftarrow \overline{A \vee B}$	NOR
$F_9 = (x \oplus y)'$	$F \leftarrow \overline{A \oplus B}$	Exclusive-NOR
$F_{10}=y'$	$F \leftarrow \overline{B}$	Complement B
$F_{11}=x+y'$	$F \leftarrow A \vee \overline{B}$	•
$F_{12}=x'$	$F \leftarrow \overline{A}$	Complement A
$F_{13}=x'+y$	$F \leftarrow \overline{A} \vee B$	•
$F_{14}=(xy)'$	$F \leftarrow \overline{A \wedge B}$	NAND
$F_{15}=1$	$F \leftarrow \text{all 1's}$	Set to all 1's

H/w implementation of logical microoperations.

Figure 4-10 One stage of logic circuit.



• Selective set: Set bit of A=1, where B=1 else no change.

OR operation

1010 *A* **be**fore

1100 B (logic operand)

1110 *A* after

• Selective complement : A= A', where B=1 else no change

X-OR operation

1010 *A* before

1100 *B* (logic operand)

 $\overline{0110}$ A after

• Selective Clear: A= 0; where B= 1 else no change.

 $A \leftarrow A \ AND B'$ $\begin{array}{ccc}
1010 & A \text{ before} \\
\underline{1100} & B \text{ (logic operand)} \\
0010 & A \text{ after}
\end{array}$

Mask Operation: A=0; where B=0 else no change.

AND operation $\begin{array}{ccc}
1010 & A \text{ before} \\
\underline{1100} & B \text{ (logic operand)} \\
1000 & A \text{ after masking}
\end{array}$

Insert operation: mask + OR operation

 0110 1010
 A before

 0000 1111
 B (mask)
 0000 1010
 A before

 0000 1010
 A after masking
 1001 0000
 B (insert)

 A after insertion

Clear operation: Compared A and B, X-OR operation.

 $\begin{array}{ccc}
1010 & A \\
\underline{1010} & B \\
0000 & A \leftarrow A \oplus B
\end{array}$


Shift-micro-operation

- Logical shift: used to shift the content left or right.
- Circular Shift: Shift the bit of register around the two end.
- Arithmetic shift: Left shift: multiply by 2 and right shift divide by 2.

TABLE 4-7 Shift Microoperations

Symbolic designation	Description
R ← shl R	Shift-left register R
$R \leftarrow \operatorname{shr} R$	Shift-right register R
R ←cil R	Circular shift-left register R
$R \leftarrow \operatorname{cir} R$	Circular shift-right register R
$R \leftarrow ashl R$	Arithmetic shift-left R
$R \leftarrow a shr R$	Arithmetic shift-right R

Shift micro-operation



	0			
	Output			
Ho	H_1	H ₂	<i>H</i> ₃	
I_R	A_0	A_1	A_2	
A_1	A_2	A_3	IL	
	I _R	I_R A_0	I_R A_0 A_1	

Figure 4-12 4-bit combinational circuit shifter.

Arithmetic logic shift unit




TABLE 4-8 Function Table for Arithmetic Logic Shift Unit

	Ope	ration	select			
S_3	S ₂	Sı	So	C_{in}	Operation	Function
0	0	0	0	0	F = A	Transfer A
0	0	0	0	1	F = A + 1	Increment A
0	0	0	1	0	F = A + B	Addition
0	0	0	1	1	F = A + B + 1	Add with carry
0	0	1	0	0	$F = A + \overline{B}$	Subtract with borrow
0	0	1	0	1	$F = A + \overline{B} + 1$	Subtraction
0	0	1	1	0	F = A - 1	Decrement A
0	0	1	1	1	F = A	Transfer A
0	1	0	0	×	$F = A \wedge B$	AND
0	1	0	1	×	$F = A \vee B$	OR
0	1	1	0	×	$F = A \oplus B$	XOR
0	1	1	1	×	$F = \overline{A}$	Complement A
1	0	×	×	×	$F = \operatorname{shr} A$	Shift right A into F
1	· 1	×	×	×	$F = \operatorname{shl} A$	Shift left A into F