

Total no. of pages: 01  
**FOURTH SEMESTER  
MID SEMESTER EXAMINATION**  
EC 262 **DIGITAL ELECTRONICS**

DTU/EC/15/CO/  
Roll No. .... 049  
(CO/IT/SE)

Roll No. 2015/CO/049  
B.Tech (CO/IT/SE)  
MARCH-2017

Max. Marks: 30

TIME: 1.5 Hrs.  
Note:- All questions are compulsory.  
Assume suitable missing data, if any.

Q1. Write short notes on the following with reference to the various logic families: [1.5\*4]

- a. Noise Margin
- b. Fan Out
- c. Power Dissipation
- d. Figure of Merit

$$AB' + BC' \quad \text{LED}$$

Q2. Explain the operation of the TTL NAND gate with totem pole output. [4]

Q3. (i). Implement the Full Adder circuit with the help of minimum number of NAND gates [4]

(ii). Implement the Half Adder using CMOS logic family. [2]

Q4. (i). Express the following in the minimized sum of products form: [2\*2]

a.  $F(A,B,C,D) = \sum(0,2,6,11,13,14)$

b.  $F(A,B,C) = \prod(0,3,6,7)$

(ii). Convert the following to the other canonical form [1\*2]

a.  $F(A,B,C,D) = \prod(0,1,2,3,4,6,12)$

b.  $F(A,B,C) = \sum(1,3,7)$

Q5. (i). Convert the following numbers into their equivalent decimal numbers: [1\*2]

a.  $(6327.4051)_8$

b.  $(B6.5)_{16}$

(ii). Represent following decimal numbers in two's complement form [1\*2]

a. -11

b. +25

(iii). Perform the following arithmetic operations using two's complement method

a.  $4 - 7$

b.  $-5 - 4$

[2\*2]