## -212-

Roll no..... Total No. of Pages 2 August 2018 Supplementary Examination B Tech(COE/IT/SE) -IV Sem **EC-262 Digital Electronics** Time: 3 hrs Max marks:40 NOTE: Attempt any Five questions 2 Q1 (a) State and prove DeMorgan's theorem. (b) If function  $f_1$  is given by,  $f_1 = (BC + AB' + DA')$ , convert this 2 function in Product of Sum form. (c) What are self-complementing codes? Give at least two examples of self-complementing codes. What is advantage of such codes? (d) What are the various ways in which negative numbers can be 2 Represented in binary number system? Q2.(a) Using Quine McClusky method Realize the function F given by 5  $F(A,B,C,D) = \sum m(0,1,2,4,9,10,14) + d(3,8)$ (b) A and B are two 4-bit inputs for an adder/subtractor circuit whose operation is controlled by M. If M=0, it acts as 4-bit adder(A+B) if M=1 it acts as 4-bit subtractor(A-B). Design the circuit using a 4-bit adder and additional gates. 3 Q3.(a) Design a binary full adder circuit using 3-to-8 decoder with 2 active low output and additional gates. (b) Design a 4-bit look ahead carry adder and explain why it is 3 faster than normal binary adder. 3 (c) Design a BCD adder using 4-bit binary adders.

## -----

<ul> <li>Q4.(a) Convert the negative edge triggered D-flip flop into negative edge triggered J-K flip flop.</li> <li>(b) Design the 3-bit synchronous counter which counts and repair as per following sequence:</li> <li>000, 010, 100, 110, 000</li> </ul>	2
Q5.(a) What are Programmable Logic Devices? Differentiate between PLA, PAL and ROM.  (b) Explain the principle of Dual slope type ADC.  (c) A successive approximation type analog to digital converted.	3 3
a resolution of 8 bits. If the clock rate is 100 KHz what is the	20
maximum rate at which the samples may be converted?	2
<ul> <li>Q6. (a) What are the important characteristics/parameters of cintegrated circuits?</li> <li>(b) Draw the circuit for CMOS NAND and NOR gates and exits operation. Compare the performance of CMOS with TT ECK in terms of the speed, power dissipation and padensity.</li> <li>(c) What are the major Considerations while interfacing the circuits with TTL and CMOS circuits in the same digital systems.</li> </ul>	cplain L and cking 4 e ECL stem?
	2