A group of Compactible ICS with same ligic levels & Supply Voltages for pentisming various legac functions have been forbnicated using a specific circuit configuration is called Bipolar, Unipoleur, PMOS as livic family. Saturated insaterated, RTL - Register-Toronster Losia - DCTL - Direct coupled Transiter Lonic, - IIL, I'L - Integrated Injection Loic, - RCTL - Resider - Copular - Transista Lople HTL- Hoch Threshold Lorc @ schotty dirde champed TTL - OStandard SN 54/74 SN 545/745.

O ATH FRUIT - SN 54H/SN 74 K. Clayforn Schoffer


O Lawpour SN 54L/74L.

SN 54LS/SN (Low power schottery Use cmos for input & Unic operation SN54LS/SN74LS and Bi pololar for output. Charectestis: -NO of Components (Francis No of Lave gates < 100 M & 1 -LSI -> 1000 NLSI -> 10,000 Speed of operation (1) Pover Lissipation. (ii)


(1) Figure of marnit (1) four-out (1) Curvet - vertice Parameter

in More immunits (vii) operating Genperature herge (Will') Poner septy requirement via) flexibilities aboutable e tour Propagation delay = to HL + to Ly

of Gate 1_{(c}(0) + 7_{(c}(1)) Power dissipation: Vcc & Ecaverage, Coverege in mili wath (MW) Caverage of doput Collector corrent a ofp Transster Collecter P.D (in Manc Sec) x Pover (mw) curent ns x mw = Pico frale (Fig of merrit) A low value of form is decinable. speed 1 -> PD1. e via verse. (Power dissipation) for-out: No of binilar getes when can be driven by a fet. High forment is advantageon as it reduces The need of additional duriers to dure more gatu. ViH - moximum input vorage reagand by The gate as like I. maine " " that a Va # FANIN NO of inputs that Can be connected to The input of a gate esthat



enshat additional gate



In absence of diode, mani Q3 will conduct elypty when the op is low. In order to prevent this, a drock is connected between Q2 l Q4.

The vortage drop acress The Lock Keeps the bareemitter junction of as never brand, so by will conduct

when of is less.

	Page de	Pover discipality	MOXM Close MHZ	fon out
venim	Porpagahan deleyens)	(mw)	35	10
Standard TTL	10	10	3	10
Longager LTTL	33	1	50	10
Highspeed HTTL	6	22	125	10
Schottky & TTL	3	19	45	10,
Son pover LSTTL Schoffley	9.5	2	43	

(1) Totem pole ofp. (2) open collected ofp (3) Tri-State ofp Budget Connections in TTL.


Totempile of

- · Standard of of a TTL gate.
- . Designed to reduce Perpagation dalay.
- · Provide Sufficient ofp Pover for high fon out
- · Los ofp impedence in bit Logical State.

then O3 ON - 70 Sh. - Logre-1.

when Oy on - 1252 - lope - 0

· Totem pole ofp s can't be Connected together for wined AND



(2) A=0, B=1, $Q_1-fRand-ON$. $Q_2-Reverse biased-OFF$ Q_3-OFF , Q_4-ON .

 Q_{6}^{ON} , $Q_{5}^{-OF} - OF - OP = Low$, Q_{5}^{-OP} , Q_{5

(1) A=1, B=1, Q3-0N Q6-0N, _ Op= Lav.

copen collector off of SV Extend full of registers

A Do of = AB . CD . EF

- · By & Diode, is removed from Itanebuel correct
- . External Aut-up negletor a nequired to be Connected,
- · Provides wined AND operation olp is him when Qui off.
- · Frenesse in Switching time delay because of Pull-of negretar win resistance of few KSL.

 So slow switching speed.

NOTE 1 Floating TTL input is equivalent to high input.

as other input is high, three is no emitter cement.

Similary, other open, no emitter cement.

(2) Un used input may prick up stray noise ventage.

Leading to emercous operation, to it then be called to
to either vice or frond.