



Shared main memory

The diagram illustrates a shared memory architecture. At the top is a parallelogram labeled 'Shared main memory'. A thick vertical line connects it to a horizontal line labeled 'Memory bus'. Below the bus, four vertical lines connect to four separate rounded rectangles, each labeled 'Core'.

Memory bus

Core

Core

Core

Core