

Homework -3


Assignment: Paging

10

The page directory entry = $VA >> 22 = 512 = 0x200$
offset

1st page (in The 257th page in that page
directory (Offset of page) - 0x100

The writable bit must be set to 0 and present bit should be 0x100001



Assignment: Page table reload.

`bpgdir [0]` is 0x0 because we have already executed `setupRvm()` and it has mapped only the entries above kernelbase.

$$VA = 0x80107be6$$

$VA \rightarrow PA$ would be just $VA - \text{kern base}$ i.e $0x80000000$
 $= 0x1076e6$

0x80107fe6 >> 22.

\$4 0x200 → this is the ~~page~~ page directory entry offset.

PDE \rightarrow 0x114007 here 7 corresponds to 111 last three digits which means the present, suitable and user bits are set.

0x107001 here 1 means the page is present
0x107000 corresponds to lowest address in the page.

Physical address works in get_pc because switch_kvm() hasn't executed yet and the physical address has 2 mappings one above basebase and are $VA = PP$.

After switch_kvm() it switches to kernel space and the earlier mapping is removed so 0x107001 doesn't work now.

Assignment: Addressing

The ELF specifies the address when it needs to be loaded and by just changing the address in `base_main` by adding 0x100000 it would create problems because the code that will run would expect the kernel to be loaded from 1MB ~~be started there~~ not from 2MB. This will cause problems in booting.

→ Three saved registers can be present in case of 1 system trap call, one external interrupt and then it context switches on the second interrupt.

i) → No, 2 context structures can't be present as interrupts are disabled while context switching ~~but in the way~~ and the interrupts are enabled only after the context switch has taken place.

Yes,

ii) Two trapframes can be present as 1 trapframe ~~is~~ And one context ~~not~~ 2 trapframes and one context can't be present as interrupts would be disabled on this is the case where 3 registers will be present.

This happens when process context switches while executing second interrupt. The second interrupt handler can run if the external interrupt handler

- ii.) No, more than 3 sets of saved registers can't be present as the interrupts are disabled both for external interrupt handlers and context switch. This is done as a precaution because the stack depth is limited.

Assignment : Context Switching

swapfsched() executes on the stack of any process thread. It is allocated from the kernel's heap.

Scheduler() runs on a separate stack that isn't mapped to any process and doesn't have a user space. Each process has a scheduler stack which is also allocated from kernel's heap.

When Sched() calls switch() that switch() doesn't immediately returns. The scheduler assigns another process to run after the ~~process~~ when that process calls switch() and scheduler decides to continue the execution on this process then it returns. If there is no other process then it returns ~~immediately~~ immediately.

The pattern is. cbad which occurs again and again.

The first 2 characters are ac because the scheduler prints first which then switches to a process [a] which eventually calls sched() and returns to the scheduler.

We can make switch more efficient by using a special instruction that ~~loads~~^{saves} all the old registers and loads the new registers.