MAKE A COPY	Instruction Metadata				ROM Input [1]		Control Signals								ROM Output [2]
OF THIS SHEET Instruction		Opcode	Funct3	Funct7	Binary	Decimal	addi is provided as an example								
	Туре						RegWEn	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	WBSel	Hex
							1 binary digit	3 binary digits	1 binary digit	1 binary digit	1 binary digit	4 binary digits	1 binary digit	2 binary digits	
add rd, rs1, rs2	R	0ь0110011	0ь000	0Р0000000	0Р000000	0	1	000	0	0	0	0000	0	01	1001
mul rd, rs1, rs2			0ь000	0ь0000001	0ь000001	1	1	000	0	0	0	1000	0	01	1401
sub rd, rs1, rs2			0ь000	0ь0100000	0ь000010	2	1	000	0	0	0	1100	0	01	1601
sll rd, rs1, rs2			0b001	0р0000000	0ь000011	3	1	000	0	0	0	0001	0	01	1081
mulh rd, rs1, rs2			0ь001	0ь0000001	0ь000100	4	1	000	0	0	0	1001	0	01	1481
mulhu rd, rs1, rs2			0b011	0ь0000001	0ь000101	5	1	000	0	0	0	1011	0	01	1581
slt rd, rs1, rs2			0b010	0р0000000	0ь000110	6	1	000	0	0	0	0010	0	01	1101
xor rd, rs1, rs2			0b100	0р0000000	0ь000111	7	1	000	0	0	0	0100	0	01	1201
srl rd, rs1, rs2			0b101	0ь0000000	0ь001000	8	1	000	0	0	0	0101	0	01	1281
sra rd, rs1, rs2			0b101	0ь0100000	0ь001001	9	1	000	0	0	0	1101	0	01	1681
or rd, rs1, rs2			0b110	0р0000000	0ь001010	10	1	000	0	0	0	0110	0	01	1301
and rd, rs1, rs2			0b111	0ь0000000	0ь001011	11	1	000	0	0	0	0111	0	01	1381
lb rd, offset(rs1)		0ь0000011	0ь000		0ь001100	12	1	000	0	0	1	0000	0	00	0041
Ih rd, offset(rs1)			0ь001		0b001101	13	1	000	0	0	1	0000	0	00	0041
lw rd, offset(rs1)			0ь010		0ь001110	14	1	000	0	0	1	0000	0	00	0041
addi rd, rs1, imm	I	0ь0010011	0ь000		0ь001111	15	1	000 [3]	0 [4]	0 [5]	1 [6]	0000	0	01 [7]	1041
slli rd, rs1, imm			0ь001	0ь0000000	0ь010000	16	1	000	0	0	1	0001	0	01	10C1
slti rd, rs1, imm			0ь010		0ь010001	17	1	000	0	0	1	0010	0	01	1141
xori rd, rs1, imm			0b100		0ь010010	18	1	000	0	0	1	0100	0	01	1241
srli rd, rs1, imm			0b101	0ь0000000	0ь010011	19	1	000	0	0	1	0101	0	01	12C1
srai rd, rs1, imm			0b101	0ь0100000	0ь010100	20	1	000	0	0	1	1101	0	01	16C1
ori rd, rs1, imm			0b110		0ь010101	21	1	000	0	0	1	0110	0	01	1341
andi rd, rs1, imm			0b111		0ь010110	22	1	000	0	0	1	0111	0	01	13C1
sb rs2, offset(rs1)	s	0ь0100011	0р000		0ь010111	23	0	001	0	0	1	0000	1	00	0842
sh rs2, offset(rs1)			0ь001		0ь011000	24	0	001	0	0	1	0000	1	00	0842
sw rs2, offset(rs1)			0ь010		0ь011001	25	0	001	0	0	1	0000	1	00	0842
beq rs1, rs2, offset		0ь1100011	0р000		0ь011010	26	0	010	0	1	1	0000	0	00	0064
bne rs1, rs2, offset			0b001		0ь011011	27	0	010	0	1	1	0000	0	00	0064
blt rs1, rs2, offset			0b100		0ь011100	28	0	010	0	1	1	0000	0	00	0064
bge rs1, rs2, offset			0b101		0ь011101	29	0	010	0	1	1	0000	0	00	0064
bltu rs1, rs2, offset			0b110		0ь011110	30	0	010	1	1	1	0000	0	00	0074
bgeu rs1, rs2, offset			0b111		0ь011111	31	0	010	1	1	1	0000	0	00	0074
auipc rd, offset	U	0b0010111			0ь100000	32	1	011	0	1	1	0000	0	01	1067
lui rd, offset		0b0110111			0ь100001	33	1	011	0	0	1	1111	0	01	17C7
jal rd, imm	J	0b1101111			0ь100010	34	1	100	0	1	1	0000	0	10	2069
jalr rd, rs1, imm	1	0b1100111	0ь000		0ь100011	35	1	000	0	0	1	0000	0	10	2041

- [1] This is the value that will be passed into the ROM
- [2] This is the value that will be outputted from the ROM. It's all the control signals concatenated together.
- [3] This value is provided as an example. Based on your design for the immediate generator, you may need to modify this value to generate the correct immediate value
- [4] This value actually doesn't matter because the addi instruction never uses the branch comparator. However, you must fill out every cell so the control bits line up properly
- [5] This value is provided as an example. Based on your design for the A MUX, you may need to modify this value to generate the correct immediate value
- [6] This value is provided as an example. Based on your design for the B MUX, you may need to modify this value to generate the correct immediate value
- [7] This value is provided as an example. Based on your design for the Writeback MUX, you may need to modify this value to generate the correct immediate value