
1. Drawthe gate level logic for a JK Flip Flop.



2. Sequential timing

A.
$$T = T_{capd} + \ell_{p}d + \ell_{selvp}$$

$$= 35ps + (2sps + 2ops) + 3ops$$

$$= 110ps$$

$$F_{max} = \frac{1}{T} = \frac{1}{110 \times 10^{-12}s} = 9.09 \times 10^{9} = 9.09 \text{ GHz}$$


B. F = 8 6 Hz

C. tool + too-thold = clock skew 21 ps + 15ps - 10ps = [26 ps

3. Finite State Machines

1. Requirements: 3 bit up/down counter

2. State diagram




3. State assignment:


State	Q2	Q,	a.
0	0	0	0
l	0	0	1
2	0	1	0
3	0	10	1
9	1	6	0
Ĺ	1	0	1
7	1	1 1	0
/	1		

4. State Table:

State	Binary Value	Input	Next state	Next state binary
count	020,00	Ī	Count	Q* Q,* Q*
0	000	0	7	1 1
0	0000			001
1	001	0	0	0 0 0
1	001	1	2	0 1 0
2	0 1 0	0		001
2	010		3	0 1 1
3	0 1 1	0	2	0 1 0
3	011		4	100
Ч	100	0	3	0 1 1
4	(00))	5	101
5	101	0	4	1 6 0
5	101	1	6	1 1 0
Ь	110	0	5	1 0 1
6	1 10		7 /	
7	1 1	0	6	1 1 0
7	1 1 1 1	1	0 (000



4, Interview Question



Home is a 5 bit counter that has a reset on it because without one, there is no way to restart the count. It is made up of two logic blocks, the rext State logic and the memory blocks. The outputs are fed into the next state logic to add a 1 to the count resulting in a new value when cantishigh