<u>Lab Workshop on 'FPGA Architecture and Programming using Verilog HDL' – Batch 4</u>

<u>Mini Project – Report</u>

Prepared By-

Reddy Rakesh

Username: fpga0722-redd19

Verilog Code:


```
`timescale 1ns / 1ps
module part1(clk,
        //10,11,12,13,
        Y);
  input clk;
  // input I0, I1, I2, I3;
  output reg [3:0] Y;
  wire [1:0] cout;
  wire muxout;
  reg [3:0] dout;
  // Counter-IP core
  c_counter_binary_0 c1 (
 .CLK(clk),
                                         // input wire CLK
 .Q(cout)
                                          // output wire [1:0] Q
  );
  // Multiplexer
  assign muxout = cout[1] ? (cout[0] ? I3:I2):(cout[0] ? I1:I0);
```

```
// Decoder
 always@(cout or muxout)
   if(muxout)
   begin
     dout = 4'b0000;
     dout[cout] = 1;
   end
   else
   dout = 4'b0000;
 // Latch
 always@(clk)
   if(clk)
     Y <= dout;
 // ILA
 ila_0 g1 (
                               // input wire clk
       .clk(clk),
                               // input wire [3:0] probe0
       .probe0(Y)
       );
// VIO
 vio_0 g2 (
.clk(clk),
                              // input wire clk
.probe_out0({I0,I1,I2,I3})
                              // output wire [3 : 0] probe_out0
);
```


endmodule

Outputs:


1. For input = 4'b1111:




2. For input = 4'b0111:




3.For input = 4'b1110:



4.For input = 4'b1010:



5.For input = 4'b1000:



6.For input = 4'b1011:

