

Note → in 8085, 8 bit registers and two 16 bit registers (unboxed)


Accumulator → it is 8-bit special type of register.

When
→ Arithmetic & Logic operation b/w the two number, one number always taken from Accumulator and result of arithmetic and logic operation will store in Accumulator.

Status Register (Flag reg. F)

→ it is 8-bit special type register.

→ in 8085 five flags are defined at the different bits of this register.



Note → Status of flag affect according the result of arithmetic and logic operation.

Sign flag (S) →

if on the result of math & logic operation D7 bit or MSB

is zero → if $S = 0$ (Reset) (no is \oplus ve)

if ~~D7 = 0 (0ve)~~ → $S = 1$ (Set) (no is \oplus ve)

Overflow :-
If Z is the result of Arith & Logic operation all bits below
then $Z = 1$ (Set).

If any bit is one $Z = 0$ (Reset)

Parity flag :-

If in the result of Arith & Logic operation no. of ones
are even then $P = 1$ (Set)

If no. of 1's are odd then $P = 0$ (Reset)

8085 is odd parity based system.

Result of Arith & Logic

0 0 0 0 0 0 0 0

S = 0

Z = 1

P = 1

Carry flag (CY) :-

If in the Arith & Logic operation carry pass from D7
or MSB then $CY = 1$ (Set)

Otherwise $CY = 0$ (Reset)

→ In subtraction operation carry flag can work also
borrow flag.

→ If Borrow is taken at D7 bit then

$$CY = 1 \quad \text{otherwise } CY = 0 \quad \begin{array}{c} \text{if } \\ \text{D7} \\ \text{D6} \\ \text{D5} \\ \text{D4} \\ \text{D3} \\ \text{D2} \\ \text{D1} \\ \text{D0} \end{array} \left\{ \begin{array}{r} 10110010 \\ 01110010 \\ \hline 100100100 \end{array} \right. \quad CY = 1 \text{ (Set)}$$

auxiliary carry flag :-

If carry pass from lower nibble to upper nibble or
 $D3 \rightarrow D4$ $AC = 1$ (Set) otherwise $AC = 0$ (Reset)

$\begin{array}{c} \text{upper} \\ \text{D7} \quad \text{D6} \quad \text{D5} \quad \text{D4} \quad \text{D3} \quad \text{D2} \quad \text{D1} \quad \text{D0} \\ \text{lower} \\ \text{d1} \quad \text{d0} \quad \text{d5} \quad \text{d4} \quad \text{d3} \quad \text{d2} \quad \text{d1} \quad \text{d0} \end{array}$

→ for programmer status of four flag available CY, Z, S, P .
→ AC is not available.

(12)

line AC flag used internally for the adjustment of content of accumulators in BCD format by assuming earlier operation was BCD addition operation. (13)

When DAA (Decimal Adjustment of result) instruction will execute.

Stack pointer:- (SP)

→ It is 16 bit special type Reg.

SP hold the add. of top of stack that define inside the Memory.

programm counter:- (PC)

→ It is 16 bit special type of Register.

*→ programm counter hold the address of next instruction to be fetch.

$$[PC \leftarrow PC + 1]$$

NT → For the storage of 16 bit data then two register can be combined in specific way-

$$\begin{array}{r} B \\ C \end{array} \equiv B$$

$$\begin{array}{r} D \\ E \end{array} \equiv D$$

$$\begin{array}{r} H \\ L \end{array} \equiv H$$

→ higher byte of 16 bit data always store in higher order register = $\begin{array}{c} B \\ D \\ H \end{array}$

$$\text{higher order register} = \begin{array}{c} B \\ D \\ H \end{array}$$

→ lower order byte of data always store in

$$\begin{array}{c} C \\ E \\ L \end{array}$$

NT PSW (Programm Status Word)

It is user defined 16 bit register in which higher 8 bits are accumulator & lower 8 bit status register



$$[PSW = AF]$$

A - Accumulator
F - Flag

Instructions


(ii) flow chart of execution of program

(14)



Instruction:-

- It is command that given to CPU to perform a task.
- Every instruction has two field.



→ Label: opcode operand; discription.
add of inst. operation (optional)

→ In 8085, 74 opcodes are define and by using them 256 inst. are possible but 246 instructions are available.

→ ~~MOV R, C~~ } both are different inst.
 MOV A, R }

$\overbrace{\text{MOV A,C}}^{2\text{Byte}} \equiv 1\text{byte}$
 $\overbrace{\text{MVI B, } 28H}^{\text{FOH}} \equiv 2\text{bytes}$
 $\overbrace{\text{LXI D, } 2589H}^{90H} \equiv 3\text{bytes}$

1000 : 27
 1001 : F0
 1002 : 28
 1003 : 90
 1004 : 89
 1005 : 25

15
 program always
stores in continuous
memory location
because here
PC = PC+1

→ no. of memory bytes register to feed any inst. that is known as IWS (inst-word size).

On the basis of IWS, instructions can be classified in three groups.

- (i) 1 byte ($IWS = 1\text{byte}$)
- (ii) 2 bytes ($IWS = 2\text{bytes}$)
- (iii) 3 bytes ($IWS = 3\text{bytes}$)

(i) If i is the inst. R, RP (or) no operand then $IWS = 1\text{byte}$.

R = Register

RP = Register pair

Ex

MOVA,B
 Nop
 LDAX B

$IWS = 1\text{byte}$

(ii)

If i is the inst. 8 bit no. (add. or data) is present $IWS = 2\text{bytes}$

Ex $\text{MVI A C, } 25H \equiv . IWS = 2\text{bytes}$

IN $29H \equiv 2\text{bytes}$

(iii)

If in the inst. 16 bit no. (add. or data) is present then

$IWS = 3\text{bytes}$

Ex

$\text{LXI SP, } 2718H \equiv 3\text{bytes} = IWS$

LDA 5586 $\equiv IWS = 3\text{bytes}$

NT →


If a 16 bit no. stored in memory then higher order byte always at higher order add. (memory add.) Lower order byte always at lower order add. (memory add.).

→ In 8085 off and off part add. of 8bit

∴ maximum no. of bits device $\approx 256 - 2^8 = 256 - 256 = 1$ bit no. of bits device

(at a time) Total devices = $256 + 256 = 512$

(16)



Group I
8-bit data transfer instruction :-

MOVE instruction.

i) $MOV \quad Rd, Rs$

Rd = destination Register

Rs = source register

ex $MOV \quad B, C$

IWS = 1 byte

Rd } A, B, C, D, E, H, L &
Rs } M

operation - Content of Rs will pass in Rd (copy of)

- $[Rd] \leftarrow [Rs]$

$\boxed{[]} \leftarrow$ data
add

B = 26

C = 59H

$MOV \quad B, C$

B = 59H

C = 59H

ii) $MVI \quad R, 8 \text{ bit data}$

(move immediately)

IWS = 2 bytes

operation - $[R] \leftarrow 8 \text{ bit data}$ { 8bit data will store in R }

R: ABCDEHLM

Ex

$MVI \quad B, 29H$

~~B = 29H~~

} if last character of
only opcode I then data
otherwise address

M if it is 8-bit user define register - in memory and address of M is the content of HL pair.

(17)

Ex $[H] = 26H$
 $[L] = 59H$
 MOV A, M
 A = F0

~~MOV~~ 2659H

(iii) IN 8 bit post add.

IWS = 2 byte

Operation — when this inst. will execute data available at the 8-bit post address will store in Accumulator.

$[A] \leftarrow [8\text{-bit post Add}]$.

Ex IN AFH
 $[A] = BEH$

$\begin{array}{r} 10111110 \\ 101011 \pm 1 \\ \hline \end{array}$
post add.
A F keyboard

'P' — $\begin{array}{r} 10111110 \\ 8 \quad E \end{array}$

(iv) OUT 8 bit post add.

IWS = 2 byte

Operation — when inst. will execute content of Accumulator will available at 8-bit post add. given in the inst.

Ex: MVI B, 92H
 MOV A, B
 OUT 12H

Note: All above four inst. are data transfer inst. so status of flag will not affect

Group II:-

Machine control instruction :-

1) NOP no operand

NOP

IWS = 1 byte

operation:- when this inst. will execute processor will not perform any task.

Note :- this inst. is used for creation of delay.

2) HLT No operand.

IWS = 1 byte

operation:- when this inst. will execute further increment of program counter will stop.

Note :- it is last inst. of every program.

Ex
1000H MOV BC
1001 MVI A 29H
1003 IN 20H
1005 MOV DE
1006 HLT

PC = 1007

Note :- all above two inst. are machine control inst. and that will not affect status of flag.

18

Addressing Mode :-

→ Form of add. If data given in the inst. is known as add. mode

① Register add. Mode :-

if add. of data given in the form of Register
then Reg. add.

Ex. MOV B, C

(19)

② Direct add. Mode :-

if add. of data given directly in the inst.

Ex. IN 25H

OUT 32H

F

③ Immediate add. Mode :-

if data itself given in the inst.

Ex. MVI D, 29H { if opcode last character I
then immediate add. Mode
Reverse not correct}

④ Indirect add. Mode :- Indirect Reg. add. Mode.

if Content add. of data given in the form of content of
Reg. then indirect add. Mode

Ex. MOV B M.

⑤ Implicit add. Mode :-

If add. of data not require it is define
in opcodes only

Ex. NOP, CMA.

8-bit Arithmetic instruction

① ADD R

IWS = 1 byte

R → A, B, C, E, D, H, L & M

Operation → Content of R will add in [A] & final result will store in [A]

$$[A] \leftarrow [A] + [R]$$

Add. mode R ≠ M → Regs add.

R = M → Indirect add.

Ex: [A] = 25H

[R] = 3CH

ADD R

[A] = C1H

25H
3CH
C1H

S Z AC P Cy
1 0 1 0 0

$$[A] = 11000000_2 = 10H$$

i) ADI 8bit data

IWS → 2byte

(26)

operation:- 8 bit data will get added in accumulator & result will store in accumulator.

$$[A] \leftarrow [A] + [8\text{bit data}]$$

Add. Mode immediate add. mode.

SUB R

IWS = 1 byte

R → A, B, C, D, E, H, L & M

operation:- When inst. will execute content of R will get subtracted from content of A & result will store in A.

$$[A] \leftarrow [A] - [R]$$

Add. Mode

Register Add. mode RFM

Indirect R = M

$$[A] = 29H$$

$$[B] = 35H$$

SUB B

$$[A] = 00101001$$

S Z AC P Cy

$$[B] = 00110101$$

1 0 ? 0 1

$$[R] = 11110100$$

SUI 8bit data IWS = 2byte

8 bit data get subtracted from [A] & result will store in [A]

ref. : 5AT. 8bit data Address

Q: write down one line inst. that make content of Acc. off regardless of previous value.

- (i) SUB A
(ii) MVI A 00H.

(2)

INR R

IWS = 1 byte

R = A, B, C, D, E, H, L, & M

Operation — when this inst. will execute content of R will increase by 1 & result will store in R

$$[R] \leftarrow [R] + 1_{LSB}$$

Ex: B = 21H

INR B

$$\begin{array}{r} [B] = 00100001 \\ + 1_{LSB} \\ \hline 00100010 \end{array}$$

[B] = 22H.

Add mode

R ≠ M Reg. add.

R = M Indirect Reg. add. mode.

(vi)

DCR R

IWS = 1 byte

R = A, B, C, D, E, H, L

Operation — when this inst. will execute content of R will decrease by one & Result will store in R.

$$[R] \leftarrow [R] - 1_{LSB}$$

Note : → ADD, ADC, SUI, SUB will affect status of all flag

→ INR & DCR will affect only four flag (S, Z, AC, P)

→ INR & DCR will not affect carry flag.

B = FFFH

INR R

$$[R] = \begin{array}{r} 11111111 \\ + 1 \\ \hline 00000000 \end{array}$$

S Z AC P C
0 1 1 1 1 previous

group IV :- 8-bit Logical operation:-

i) AND operation:-

(i) AND R.

IWS = 3-byte

R → A, B, C, D, E, H, L & M

22

operation:- When this inst. will execute content of R will get AND operation with [A] bit by bit result will store in A.

$$\text{Ex: } \begin{array}{rcl} [A] = & 0000\ 11\ 00 & [A] = 1010\ 11\ 00 - ACH \\ & (0CH) & \\ [B] = & 5EH & [B] = 0101\ 11\ 10 - 5EH \\ & & \hline [A] = & 0000\ 00\ 00 & \\ & & 0.00\ 01100 & \end{array}$$

ii) ANI 8-bit data:-

IWS = 2 byte

operation:- 8-bit data will get AND operation with content of Accumulator and Result will store in [A]
Add-mode = (immediate add).

Eg: ANI 00H

② OR operation:-



iii) ORFA R

IWS = 1 byte

R = ABCDEHL&M

operation:- Content of R will get OR operation with content of A bit by bit & result will store in A.

$$\text{Ex: } \begin{array}{rcl} \text{MVI A } & 29H & [A] = 29H = 0010\ 1001 \\ \text{MVI C } & 3EH & [C] = 3EH = 0011\ 1110 \\ \text{and } R & & [A] \rightarrow 0011\ 1111 \end{array}$$

if $R \neq M$ Register add. Mode
 $R = M$ indirect add. Mode.


(iv) ORI 8 bit data
IWS - 2 byte

(23)

operation:- 8 bit data will get OR operation with content of ACC.
bit by bit & result will store in [A].

Add. Mode = immediate

(v) EX-OR operation \rightarrow



(vi) XRA R IWS = 1 byte \rightarrow R \rightarrow ABCDEHL & M.

operation:- when this inst. will execute content of [R] will
get EX-OR operation with [A] bit by bit & result
will store in [A].

Ex: $[A] = 0101\ 0011 = 53H$

$[D] = 1011\ 0010 = B2H$

$XRA D \rightarrow 1110\ 0001 = [A] = E1H$

(vii) XRI 8 bit data :-

IWS = 2 byte

operation:- 8 bit data will get EX-OR operation with
content of [A] bit by bit & result will store in
[A].

Add. Mode \rightarrow immediate Add. Mode.

CMA no operand mode :- IWS = 1 byte

operation:- when this inst. will execute $\frac{CMA}{content\ of\ M}$
content of M will get complemented bit by bit & result

$$[A] \leftarrow \overline{[A]}$$

$\Rightarrow [A] = 29H = 00101001$

CMA

$$[A] = 29H = 00101001$$

$$[A] = D6H = 11010110$$

(24)

Flag can be classified in two categories

- i) Affect according the final result of A & L operation
= S, Z, P.
- ii) Affect according the process of A & L operations
= Cy, AC.

	S	Z	AC	P	Cy
ANA	✓	✓	1	✓	0
ANI	✓	✓	1	✓	0
ORA	✓	✓	0	✓	0
ORI	✓	✓	0	✓	0
XRA	✓	✓	0	✓	0
XRI	✓	✓	0	✓	0
CMA	x	x	x	x	x

x → not affect

✓ → According the result

0 → Reset

1 → Set

→ CMA will not affect any status of any flag.

→ ANA, OR, ORI will always reset the ~~or~~ Reset carry flag.

- AND operation always set the AC flag.
- OR & EX-OR operation will always reset the AC flag.

Ques MVI A, 2AH

(25)

ADD A
ORI AFH
INR A
CMA
HLT

after the execution of HLT instruction, status of flag.

Soln

$$[A] = 2AH$$

$$\begin{array}{r} [A] = \begin{array}{r} 0010\ 1010 \\ 0010\ 1010 \\ \hline \end{array} \\ [A] = \begin{array}{r} 0101\ 0100 \\ \hline \end{array} \end{array}$$

$$AFH = \begin{array}{r} 1010\ 1111 \\ \hline \end{array}$$

$$\begin{array}{r} 1111\ 1111 \\ - \\ \hline 0000\ 0000 \end{array}$$

S	Z	AC	P	CY
0	0	1	0	0
1	0	0	1	0
0	1	-1	1	0

↳ status of flag

INR A

Ques FFO0 MVI A 23H
FF02 MVI B 32H
FF04 XRA B
FF05 ADD 88H
FF07 HLT

after execution of above program value of program counter(PC)

[B] = ? and PSW (program status word)

$$[A] = 23H = 0010\ 0011$$

$$[B] = 32H = 0011\ 0010$$

$$[A] = \begin{array}{r} 0010\ 0011 \\ + 0011\ 0010 \\ \hline \end{array}$$

$$88H = \begin{array}{r} 1000\ 1000 \\ + 1001\ 1001 \\ \hline \end{array}$$

∴ PC = 88H + 1 = 89H

S	Z	AC x PSW
0	0	1 0
1	0	0 1 0 0

PSW = AF
= 99-84H

Ques:- After the Arithmetic operation status of flag Register BBH
Then content of [A] may be

	@ DBH	@ 75H	@ 65H	@ 86H	(26)
BB	1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	S Z AC P C4
DB	1 1 0 1 1 0 1 1	0 1 1 1 0 1 0 1	0 1 1 0 0 1 0 1	0 1 0 1 0 1 1 0	
75	0 1 1 1 0 1 0 1	0 1 1 0 0 1 0 1	0 1 1 0 0 1 0 1	0 1 0 1 0 1 1 0	
65	0 1 1 0 0 1 0 1	0 1 1 0 0 1 0 1	0 1 1 0 0 1 0 1	0 1 0 1 0 1 1 0	
86	0 1 0 1 0 1 1 0	0 1 0 1 0 1 1 0	0 1 0 1 0 1 1 0	0 1 0 1 0 1 1 0	


$$P=0 \text{ odd parity.}$$

$$Z=0 \quad S=1$$

② Auxiliary (AC) and carry (C4) are check when process is given only then these parity will find out.

Branch operation:-

→ Loop is the special case of branch operation.



• In 8085 3 instruction is defined for branch operation.

1. JUMP
2. CALL
3. RESTART

Jump Instruction:-

JMP 16 bit address → Vector Location (Unconditional JMP)

IWS = 3 byte

Operation:- When this instruction will execute control will jump at given vector location (address).

~~Add. Mode → Immediate Add. mode!~~

1000 MVI B 27H
 1002 MOV D, E
 1003 JMP 2918H
 1006 —————
 1004 → 18
 1005 → 29

(27)

- * Jump instruction is data transfer instruction so status of flag will not affect.

Instruction cycle, Machine cycle and T-state :-

Instruction cycle :-

Total time required by execution to execute the instruction is known as instruction cycle.

- * Instruction cycle is the combination of one or more than one machine cycle.

Instruction cycle out of 6 machine cycle one or more than one machine cycle will exist.

Machine cycle :-

In 8085 six type of Machine cycle exist

- [1] Memory Read M-cy (R)
- [2] Opcode Fetch M-cy (F/c)
↳ (Machine code fetch M-cy)
- [3] Memory write M-cy (W)
- [4] Input Read M-cy (I)
- [5] Output write M-cy (O)
- [6] Bus idle M-cy (B)


Definition :- Total time required by execution to execute different type of task in the execution of instruction.

[17] - Fetch Machine cycle (F/S) :-

(28)

- it is first or only first machine cycle of every instruction
- total time required by execution to fetch opcode (M. cy) from memory
- opcode fetch M. cy is the special case of Memory Read operation.
 $F = 4T \rightarrow (238 \text{ code})$
 $S = 6T \rightarrow (8 \text{ code})$

opcode/machine code required 6T state M. cy



[18] - Memory Read Machine cycle (R) :-

- Time required to read 8-bit data from Memory.

$$1 R = 3T$$

$$T \text{ state} = 1 T = \frac{1}{f}$$

[19] - Memory Write Machine cycle (W) :-

- time required by execution to store 8-bit data in memory

$$1 W = 3T$$

[20] - Input Read Machine cycle (I) :-

- Time required by execution to read 8-bit information from A/D port

$$1 I = 3T$$

[5] - Op write M-cycle (0) :-

Time required by execution to make available 8 bit data at op.

(29)

$$10 = 3T$$

[6] Bus idle Machine cycle :- (B)

during the execution of some special inst. time for which Bus of CPU will be in idle condition and

$$1B = 3T$$

** this machine cycle will exist in the execution of DAD Inst.

<u>Inst.</u>	<u>M-Cy.</u>	<u>T-State</u>
MOV B C	F	4T
MVI D,29H	FR	7T
MOV B M	FR	7T
IN 25H	FRI	10T
OUT 19H	FRO	10T
ADD B	F	4T
ADD M	FR	7T
NOP	F	4T
HLT	F	4T/5T
SUB M	FR	4T
JNR D	F	10T
JNR M	FRW	
ANA M	FR	
CMA	F	
JUMP UNCONDITIONAL	FRP	10T

(20)

	$\overline{IO/m}$	\overline{RD}	\overline{WR}	$\overline{S_1}$	S_0
Fetch M-cy	0	0	1	1	1
Memory Read M-cy	0	0	1	1	0
Memory Write M-cy	0	1	0	0	1
ALU Read M-cy	1	1	0	1	0
ALU Write M-cy	1	1	0	0	1

$\frac{S_1 \quad S_0}{\overline{}}$

1 1 → Fetch M-cy.

1 0 → Read operation

0 1 → Write operation.

Conditional JUMP Inst. :-

JC 16 bit add. if $Cy = 1$

JNC " $Cy = 0$

JZ " $Z = 1$

JNZ " $Z = 0$

JP " $S = 0$

JM " $S = 1$

JPE " $P = 1$

JPO " $P = 0$

IWS ≡ 3 bytes

operations:-

If condition satisfy then jump instruction will execute otherwise skip it.

→ Add Mode → Immediate Add Mode same as unconditional Jump.

conditional JUMP - \rightarrow satisfy = FRR = 10
 \rightarrow NOT satisfy = FR = 7F

(31)

\rightarrow if it is also data transfer inst. so state of flag is not affect

16 bit data TX Instruction:-

(ii) LXI Rp 16 bit data :-

$R_p = BC \leftarrow DE, HL, SP.$
 $\downarrow \quad \downarrow \quad \downarrow$
 $B \quad D \quad H$

IWS \rightarrow 3 byte.

- 16 bit data given in the instruction will store in Register pairs.

$[R_p] \leftarrow [16 \text{ bit data}]$

Add. Mode \rightarrow immediate Add. Mode.

M. cycle FRR
LXI B 2011H

Note

LXI SP 16 bit data

$[S] = 16 \text{ bit data}$


This inst. is use for initialization state in machine Memory.

LXI SP 11 FF H

$[SP] = 11FF$

(iii) LDA 16 bit address :-

IWS = 3 byte



- data available at the Memory add. that is given in inst.

$[A] \leftarrow [16 \text{ bit add.}]$

Add. Mode \rightarrow Direct
 Add. Mode
 M-CY FRRR
 EDA 20 FC

i) STA 16 bit add :-

IWS = 8 byte

(32)

operation

content of [A] will store at the memory location,
that is given in instruction.

$$[A] \rightarrow [[16\text{bit add}]]$$

Ex: STA 29DEH

2000 - STA

2001 - DE -

2002 - 29

Machine cycle \rightarrow FRRW

Add. Mode \rightarrow direct addressing mode.

LDAX Rp :-

IWS = 1 byte


operation :- data available at the 16 bit memory
location of Rp will load in [A].

Ex: LXI B 2919H

LDAX B

[A] = FC

Add. Mode \rightarrow



Machine cycle \rightarrow FR

STAX Rp :-

IWS = 1 byte

Content of [A] will store at Memory location that is
content of Register pair.

$$[A] \rightarrow [[Rp]]$$

• STAX Rp →
 ↗ indirect add. (destination data)
 ↗ Register add. (source data)

(33)

Note →

[1] - for LDAX and STAX possible value of Rp.

$$Rp = BC \\ DE$$

[2] - All above inst. is data transfer instruction so status of carry flag will not affect.

Ques

MVI A FOH

ORA A

Loop: INR A

JNC Loop,

HLT

How many time loop will execute.

$$[A] = FO = \begin{array}{r} 1111\ 0000 \\ 1111\ 0000 \end{array}$$

Cy

0

$$[A] \rightarrow \begin{array}{r} 1111\ 0000\ 0 \\ 1 \end{array}$$

0

$$\begin{array}{r} 1111\ 0001 \\ 1 \end{array}$$

$$\begin{array}{r} 1111\ 0010 \\ 1 \end{array}$$

$$\begin{array}{r} 1111\ 0111 \\ 1 \end{array}$$

③ In INR will not affect
carry flag.

Loop will execute ∞ time.

Q8:- MVI A F0H FR = 7T
 ORA A F = 4T
 LOOP: INR A F = 4T
 JNZ LOOP FRR/FR = 10T/7T
 HLT F = 4T

If f = 3MHz then find total time of execution of program.

$$\begin{aligned}
 \text{Total T-state} &= 7T + 4T + 15T (14T) + 1(4T+7T) + 4T \\
 &= 236T \\
 &= 236 \times \frac{1}{3} \text{ usec} \\
 &= \frac{236}{3} \text{ usec}
 \end{aligned}$$

16 bit Arithmetic instruction:-

i) INX Rp :

IWS = 1 byte.

Rp → BC, DE, HL.

Content of Reg. pair will increase by 1 and result will store in Reg. pair.

$$[Rp] \leftarrow [Rp] + 1_{LSB}$$

Add. Mode → Reg. Add mode

M.CY → S, (C.F).

ii) DCX Rp

IWS = 1 byte.

Rp → BC, DE, HL.

Content of Rp will decrease by 1 and result will store in Rp.

$$[Rp] \leftarrow [Rp] - 1_{LSB}$$

Note:- INX & DCX will not affect status of flag.

(34)

(iii)

DAD Rp

IWS = 1 byte.

 $R_p \rightarrow BC, DE, HL$

Content of R_p will get added with $[HL]$ and result will store in $[HL]$ pair.

→ Reg. Add. mode.

$$\rightarrow M \cdot Cy = FBB \equiv 10T$$

Note → DAD inst. will affect only one flag that is carry flag.

Ques =	1000H : MVI A A1H	$[A] = A1H$
	1002H LXI H 1007H	$[H] = 10H ; [L] = 07H$
	1005H SUB M	$[A] = 1010\ 0001$
	1006H OUT 05H	$[M] = 00\ 00\ 0101$
	1008H HLT	$[A] = \underbrace{1001}_{9} \underbrace{1100}_{C}$

after the execution of this program display the output

9CH

Ans

(ii) HL pair is add. of M and Content of HL pair will remain that add. data present in M.

Ques:

LXI H 2000H

Memory Location Data

LDA 2002H

2000H 00H

XRA M

2001H 01H

MOV E,A

2002H 02H

MVI D,20H

2003H 03H

LDAX D

DAD 01H after the execution of this program

 $[H] = 20H, [L] = 00H$ $[A] = [D2]H$ $[A] = 0000\ 0010$ $[M] = 0000\ 0000$ $[M] = \underbrace{0000\ 0000}_{0} + 02H$ $[E] = 02H$ $[D] = 20H$

(35)

8-bit logical Rotational instruction:-

(36)

Execution of these instruction based upon content of [A].

after the execution of these instruction content of accumulator will rotate by one bit either left or Right as per instruction.

RLC No operand \rightarrow content of [A] rotate by one bit left without carry.




RAL No operand \rightarrow content of [A] Rotate by 1 bit left with carry.

RRC No operand \rightarrow content of [A] Rotate by 1 bit Right without carry.

RAR No operand \rightarrow content of [A] will Rotate by one bit right with carry.


INSS = 1 byte.

operation:- As per inst. content of [A] will Rotate by one bit.



RAR

(37)



Note :- Logical rotation will affect only one flag that is carry flag.

→ Implicit Add Mode.

→ M.Cy = F

Ques :- MVI A - B9H

ADI A2H

RAL

RLC


HLT

What is the content of acc & status of flag.


$$[A] = B9 = 10111001$$

$$\begin{array}{r} 10111001 \\ + 10100010 \\ \hline \end{array}$$


$$[A] = 01011011 \quad [F = 1]$$



RAL



RLC



7 Logical comparision instructions:-

i) CMPR

(28)

IWS = 1 byte

R = ABCDEHLRM

operation :- Content of [R] will compare with content of [A] and status of flag will affect accordingly.

Note :- compare inst. is just equivalent to sub. inst. of (A-R) and status of flag will affect according result of (A-R) but result (A-R) will discard it means content of [A] and content of [R] will not change.

	cy	Z
[A] > [R]	0	0
[A] < [R]	1	0
[A] = [R]	0	1

Rest of flag affect according the result of (A-R).

$R \neq M$ Register add. mode.

$R = M$ Indirect add. mode.

M.cy

$R \neq M = F$

$R = M = FR$

ii) CPI 8 bit data

IWS = 2 byte

8 bit data will compare with content of [A] and status of flag will affect accordingly.

→ immediate add. mode

Note - CMP & CPI will affect status of all flag

(39)

STACK

it is group of continuous memory location in main memory that is used for temporary storage of information during the execution of main program.

- Stack is define by instruction LXI SP 16 bit data.
- add. of top of stack always store in stack pointer.
- at a time two byte data can store or retrieve from stack.
- if two byte data stored at the top of stack then it grows upwards in numerically decrease order of its address.
- In 8085 two inst. are define for store or retrieve of two byte data at /from top of stack that is PUSH & POP.

PUSH → store

POP → Retrieve

during the execution of CALL Subroutine add. of next instruction will store at the top of stack automatically.

PUSH R_f :-

1 byte. R_f ⇒ BC, DL, HL, PW

Operation :- When this inst will execute content of R_f will store at top of stack.

- after the execution of push inst content of stack pointer decrease by 2
- ex data transfer inst so status of flag will not effect
- ~~Reg contents~~ (X) Note it is no conditional push inst.

POP Rp

7

Two's = 1 byte.

Rp = BC, DE, HL PSW
 \ B D H

(40)

Operation :- When this inst. will execute two byte data will retrieve from top of stack & store in Rp.


Ex:-

LXI SP 5223H

POP D

D=?

E=?



After the execution of pop inst. content of SP will \uparrow by two.

Add. Mode

POP Rp

- Indirect add. mode (source data)
- ↓ Registers add. mode (destination data)

M-Cy - FRR.

It is data transfer inst. so status of flag will not affect.

But in POP PSW

Status of flag may get affected indirectly.

MVI A, 29H

[A] = 29H = 0010 1001

ADD A

[A] = 0010 1001

LXI SP 5986H

[A] = 0101 0100


LXI B CD~~14~~H

S	Z	AC	P	Cy
0	0	1	0	0

5984 = SP
5985

PUSH B

[B] = CDH
[C] = 14H



POP PSW

[A] = CDH

→ 14H


0001 0100

0001 0100

Subroutine :-

(41)

it is set of inst. that written separately from main programs regarding the task that occur in main program is known as subroutine.



in 8085 two inst. are available for subroutine.

① CALL inst:-

uncondition CALL inst:-

CALL 16 bit add.

IWS = 3 byte.

operation - when this inst. will execute control will jump at 16 bit vectors location given in the inst. but before jump add of next inst. will store top of stack.

Ex: 1000 LXI SP 2015H

1002 MOVI B C


1004 CALL 5920H

1007 MVI D 18H

jump \rightarrow 5920H

PUSH

CALL = PUSH + JMP



Note → After the execution of call inst. content of stack pointer will decrease by two.

Note :- immediate add. mode.

M Oy SRRWW (1BT)

conditional CALL inst:-


7

(42)

CC	16 bit add.	CALL - CALL inst. will execute if	Cy = 1
CNC	"	"	Cy = 0
CZ	"	"	Z = 1
CNZ	"	"	Z = 0
CP	"	"	S = 0
CM	"	"	S = 1
CPE	"	"	P = 1
CPO	"	"	P = 0

IWS = 3 byte

if condition Satisfy then CALL inst. will execute
if condition not satisfy then skip it.



- Note
- ① CALL inst. is data transfer inst so status of flag will not affect
 - ② CALL inst. (conditional or satisfy case OR unconditional)

is the largest of inst. of 2085 & it take 1BT

ques

1000 LXI SP 27FFH


4000 CALL 1006H

~~Top 100~~

- | | SP | HL |
|---|------|------|
| Ⓐ | 27FF | 1006 |
| Ⓑ | 27FD | 1006 |
| Ⓒ | 27FF | 1005 |
| Ⓓ | 27FD | 1003 |

✓ $SP = 27FF$

$HL = 1006$



✓ RET inst :-

- unconditional
- conditional



Note → it is last inst. of every subroutine.

→ RET no operand.

IWS =

operation:- when this inst. will execute

- (1) two byte data will retrieve from the top of stack & store in program counter.
- & next inst. fetch from this vector location.



Add. Mode -

- implicit
- indirect ✓

M_{cy} = SRR

RET = POP + JMP

Note! After the execution of RET inst. content of SP will ↑ by two

Q: 1000H: LXI SP 2719H
 1002 CALL 3000H
 1006 _____
 2000H: LXI H I 19H
 PUSH B
 PUSH H
 PUSH PSW
 LXI SP 3C82H
 POP PSW
 POP H
 POP B
 RET

After the execution of program

$$SP = 2719$$

$$H = 19, L = 19$$

$$SP = 3C82H$$

(44)

F	← 2711
A	value of SP = ?
19	← 2713
[C]	← 2715
[B]	← 2717
06	← 2719
10	
	SP = 2719

PSW	{		3C82
HL	{		3C84
BC	{		3C86
DC	{		3C88
			3C8A

main program n subroutines.

1002 MOV B C 5985: MVI A, 00H

1003 CALL 5985H 59B7: CALL SUB1

1006 MVI D29 (598A) SUB1 : INR A.


RET

[A] = ?

[RET] = 00H

[A] = 01

[A] = 02



RESTART

it is just like as one byte CALL inst.

it is used when execution trapping in interrupts.

RST N no operand


1 word byte

N = 0, 1, 2, 3, 4, 5, 6, 7.

operation:- when this inst. will execute control will transfer
at specific vector location of memory page no. 00H

page no. line no.

XY WZ H



Note: if RESTART is software interrupt.

<u>inst</u>	<u>vector location</u>
RSTN	00XXH
RST0	0000H
RST1	0008H
RST2	0010H
RST3	0018H
RST4	0020H
RST5	0028H
RST6	0030H
RST7	0038H

(46)

Note:- XX is the hexadecimal converter of ($N \times 8$)

Add. Mode = implicit :-

M.Cy = S

Advance Arithmetic inst:-

ADC R

2 words = 1 byte

R = A, B, C, D, E, H, L & M

content of R will get added in content of Accumulator
with status of carry flag

$$[A] \leftarrow [A] + [R] + [Cy]_{LSB}$$

$$\begin{aligned} [A] &= 21H \\ [B] &= 10H \end{aligned} \quad \left\{ \begin{array}{l} Cy = 1 \end{array} \right.$$

ADC B

$$[A] = 0010\ 0001$$

$$[B] = 0001\ 0000$$

$$[A] =$$

Add. mode -

$R \neq M$ Register add.

$R = M$ indirect.

M.Cy

$R \neq M$ ~~F~~ F

$R = M$ FR.

(ii) ACI 8 bit data.

IWS = 2 byte.

operation:- $[A] \leftarrow [A] + \text{8 bit data} + [Cy]_{LSB}$.

→ immediate add. mode.

M.Cy \equiv FR.

(iii) SBB R

IWS = 1 byte

$R = ABCDEHL \& M$.

Content of R will get subtracted from content of Accumulator with status of carry flag.

$[A] \leftarrow [A] - [R] - [Cy]_{LSB}$.

$R \neq M \rightarrow$ Registers add. mode

$R = M \rightarrow$ indirect

Machine cycle

$R \neq M \equiv F$

$R = M \equiv FR$.

(iv) SBI 8 bit data

IWS = 2 byte.

$[A] \leftarrow [A] - 8 \text{ bit data} - [Cy]_{LSB}$.

M.Cy = FR

Immediate add. mode.

(v) in above instruction we have addition of two numbers one is in acc and other is in memory location.

inst. Related to HL pair:-

i) LHLD 16 bit add.

IWS = 3 byte.

(48)

When this inst. will execute data available at the memory location that is given in inst. will load in L and data available at the next memory location will load in H.

[L] ← [16 bit add]

[H] ← [16 bit add + 1]

LHLD 201CH

[H] = 7BH

[L] = 69H.

69H	201CH
7BH	201DH

M-Cy FRRRRR

Add-mode direct

1000 LHLD

1001 1C

1002 20

ii) SHLD 16 bit add

IWS = 3 byte

operation:-

a) [L] → [16 bit add]

[H] → [16 bit add + 1]

M-Cy (FRRWWWW)


1000 SHLD 2019H

(iii) XCHG no operand.

IWS = 1 byte.

(44)

when this inst will execute content of DE region exchange with
the content of HL register pairs.



Add. mode

→ Implicit add. ✓

→ Register add.

M.CY F

(iv) XTHL no operand

IWS = 1 byte.

operation :- when this inst will execute content of HL pair
will exchange from top of stack

XTHL = PUSH + POP



M.CY F WWRR

Add. mode

→ Implicit
→ Register
→ Indirect Reg.

(v) SPHL no operand

IWS = 1 byte.

when this inst will execute content of HL pair will copy

Stack pointer

[SPT] ← [HL]

Note → this inst. also used for initialising of stack indirectly.

Add mode ↗ implicit ✓
 ↘ Register

(50)

M-Copy S.

(vi) PCHL no operand.

1 byte.

when this inst. will execute content of HL pair, will copy in PC.

[PC] ← [HL]

Add Mode ↗ implicit ✓
 ↘ Register

M-Copy → S

Note → All above inst. are data transfers inst. so status of flag with nor affe

Ques

MVI B 28H FR TT

NOP F 4T

Loop: DCR B F 4T

JNZ loop FRR/FR 10T/FT

HLT F 4T $IT = 0.5 \mu s$ total time elapsed during the execution of program.

$$\text{total } T = TT + 4T + 39[4T] + 1[10T] + 4T$$

$$= 572T$$

$$= 572 \times 0.5 \mu \text{sec}$$

```

    MVI B, 38H
Loop2: MVI C, FFH
Loop1: DCR B
        JNZ loop1
        DCR B
        JNZ loop2
operating freq. ≡ 2MHz
total time elapsed ≡ ?

```

FR	FT	(5)
FR	FT	
F	FT	
FRR/FR	10T / FT	
BPF F	4T	
FRR/FR	10T / FT	

$$(22)_H = (55)_{10}$$

$$\begin{aligned} \text{Total T-state req. to execute inner loop completely once} \\ = 255(14T) + 11T = 3567T \end{aligned}$$

Total T-loc program

= 200932 T

$$T = \frac{1}{2\pi f_{Hz}} = 0.5 - 4 \text{ sec.}$$

que :-

LxI H. 2041 H FRR = 10T

MVI A, D6H

$$ER = \pi r$$

CMP M

四二

MOV B A

$$F_{\text{ext}} = \zeta_0 T$$

• 20H

FRI = 10

SUB B

$$F = \epsilon_V$$

OUT 52H

$$F_{Ro} = 10$$

TNX H

$$S = \mathcal{C}V$$

MOV M,A

Fw = 7

(ii) How many times CPU executes memory read machine cycle of given program. = 6 times

(ii) How many times will perform memory read operation (α)
How many times will read data from memory = $1/\alpha$

- i) How many times CPU performs read operation or
 how many times RD signal will active low
 during the execution of program. $\equiv 17$ times. (52)
 ii) How many T-state req. of execution of prog. $\equiv 69T$
 iii) $f = 3 \text{ MHz}$. So total time req. $= ? = 23 \mu\text{sec}$.

Some Advance Inst. :-

i) STC no operand.

IWS = 1 byte.

When this inst. will execute carry flag will set regardless of previous status. $Cy \equiv 1$.

→ implicit add. mode.

→ M.Cy → F.

ii) CMC no operand

IWS = 1 byte.

When this inst. will execute status of carry flag will get complemented

$$Cy \leftarrow \overline{Cy}$$

Add. mode \rightarrow implicit

M.Cy \rightarrow F

Note :- above two inst. affect only carry flag.

iii) DAA

Note :- BCD Numbers

→ Binary coded no. is not binary no.

→ It is binary coded sys. decimal

DAA no operand

10s-1byte

this inst. will execute then content of Accumulator will adjust its BCD format by assuming earlier operation was BCD addition

Add mode \rightarrow implicit

M.CY \rightarrow F

Note:-

- (1) if lower nibble of content of Accumulators is greater than 1001 then 0110 get added in it.
- (2) if lower nibble of [A] is less than or equal to 1001 and Auxiliary carry flag set the 0110 will get added in it.
- (3) if upper nibble of [A] is greater than 1001 then 0110 is added in it
- (4) if upper nibble of [A] is less than or equal to 1001 & Carry flag is set then 0110 will get added in it.

Note \rightarrow this inst. will affect all flags.

6010H LXI H 8A79H

[H] = 8AH [L] = 79H

S Z AC P CY

0 0 1 1 1

0 0 0 1 0

6013H MOV A, L

[A] = 79H [L] = 75H

6014H ADD H

[A] = 101111001

0 0 1 1 1

6015H DAA

[H] = 10001010

0 0 0 1 0

60 1MOV H A

[A] = 000000011

0 0 0 1 0

PCHL

[A] = 01100110

0 0 0 1 0

[A] = 01101001 = 69H

[H] = 69H

After the execution of PCHL inst. next inst. will fetch from

(A) 6019H

[PC] = 6979H

(B) 0379H

(C) 6979H

(D) none of these