ECEN3763 - Homework Week 4 Fall, 2021

Due Monday February 7th, 11:59pm - 15 Points

You may use the following for this homework assignment:

- 1. CycloneV DeviceHandbook (in Reference Material > CycloneV)
- 2. DE10-Standard_User_manual (in Reference Material > Terasic DE10-Standard)
- 3. Terasic SystemBuilder (CD image in Reference Material > Terasic DE10-Standard)
- 4. Quartus Pin Planner (Quartus)

The topic of Homework Week 4 is FPGA I/O and the skills needed for successful design.

Problem 1 – 9 pts, 0.6 pt each

Use the SystemBuilder tool to create a set of project files that contain all peripherals (except the HPS, GPIO Header, and HSMC Header). Open the project, then in Quartus go to Assignments > Pin Planner.

In the CycloneV design used on the DE10-Standard board, what I/O standards are used for the following signals / signal groups?

a)	Clock_50	
b)	Clock2_50	
c)	Clock3_50	
d)	Clock4_50	
e)	KEY[3:0]	
f)	SW[9:0]	
g)	LEDR[9:0]	
h)	HEX displays	
i)	SDRAM	
j)	Video_in	
k)	VGA	

I) Audio	
m) ADC	
n) I2C	
o) IR	

Problem 2 – 6 pts

For all the signals and signal groups shown in Problem1, how many signals are assigned to each I/O Bank, and what is the I/O voltage assigned to each bank?

To find this information, have the project open in Quartus, and go to Assignments > Pin Planner. The spreadsheet in the bottom tab will contain the information.

Bank 3A	#Pins	Voltage:
Bank 3B	#Pins	Voltage:
Bank 4A	#Pins	Voltage:
Bank 5A	#Pins	Voltage:
Bank 5B	#Pins	Voltage:
Bank 8A	#Pins	Voltage: