1,048,576 WORD ×4 BIT DYNAMIC RAM

* This is advanced information and specifications are subject to change without notice.

DESCRIPTION

The TC514400AP/AJ/ASJ/AZ is the new generation dynamic RAM organized 1,048,576 words by 4 bits. The TC514400AP/AJ/ASJ/AZ utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514400AP/AJ/ASJ/AZ to be packaged in a standard 20 pin plastic DIP, 26/20 pin plastic SOJ (300/350mil) and 20 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES

- 1,048,576 word by 4 bit organization
- Fast access time and cycle time

		TC514400AP/AJ/ASJ/AZ 60
t _{RAC}	RAS Access Time	60ns
t _{AA}	Column Address Access Time	30ns
tCAC	CAS Access Time	20ns
t _{RC}	Cycle Time	110ns
tpc	Fast Page Mode Cycle Time	45ns

• Single power supply of 5V±10% with a built-in VBB generator

• Low Power

660mW MAX. Operating (TC514400AP/AJ/ASJ/AZ-60)

5.5mW MAX. Standby

 Outputs unlatched at cycle end allows twodimensional chip selection

 Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, Fast Page Mode and Test Mode capability

All inputs and outputs TTL compatible

1024 refresh cycles/16ms


Package TC514400AP : DIP20-P-300C

TC514400AJ : SOJ26-P-350 TC514400ASJ : SOJ26-P-300A TC514400AZ : ZIP20-P-400A


PIN NAMES

	A0~A9	Address Inputs	ŌĒ	Output Enable
1	RAS	Row Address Strobe	1/01~1/04	Data Input/Output
	CAS	Column Address Strobe	V _{CC}	Power (+ 5V)
	WRITE	Read/Write Input	Vss	Ground

PIN CONNECTION (TOP VIEW)



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	Vin	- 1~7	٧	1
Output Voltage	V _{OUT}	- 1~7	V	1
Power Supply Voltage	V _{cc}	- 1~7	V	1
Operating Temperature	TOPR	0~70	*C	1
Storage Temperature	T _{STG}	- 55~150	°C	1
Soldering Temperature · Time	TSOLDER	260 · 10	°C · sec	1
Power Dissipation	Po	700	mW	1
Short Circuit Output Current	lout	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta = $0 \sim 70$ °c)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
VIL	Input Low Voltage	- 1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0 \sim 70$ °c)

SYMBOL	PARAMETER		MIN.	MAX.	UNITS	NOTES
^l cc1	OPERATING CURRENT Average Power Supply Operating Current $(\overline{RAS}, \overline{CAS}, Address Cycling: t_{RC} = t_{RC} MIN.)$	TC514400AP/AJ/ ASJ/AZ-60	-	120	mA	3, 4 5
_{CC3}	STANDBY CURRENT Power Supply Standby Current (RAS = CAS = V _{IH})		_	2	mA	
l _{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS=V _{IH} : t _{RC} =t _{RC} MIN.)	TC514400AP/AJ/ ASJ/AZ-60	-	120	mA	3, 5
Icc4	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode (RAS = V _{IL} , CAS, Address Cycling: t _{PC} = t _{PC} MIN.)	TC514400AP/AJ/ ASJ/AZ-60	_	70	mA	3, 4 5
Iccs	STANDBY CURRENT Power Supply Standby Current (RAS = CAS = V _{CC} - 0.2V)		-	1	mA	
Icce	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, CAS Before RAS Mode (RAS, CAS Cycling: t _{RC} ≈ t _{RC} MIN.)	TC514400AP/AJ/ ASJ/AZ-60	-	120	mA	3
ا، (د)	INPUT LEAKAGE CURRENT Input Leakage Current, any input $(0V \leq V_{IN} \leq 6.5V, \text{ All Other Pins Not Under Test = 0V})$		- 10	10	μΑ	
l _{O (L)}	OUTPUT LEAKAGE CURRENT (D_{OUT} is disabled, $OV \le V_{OUT} \le 5.5V$)		- 10	10	Aμ	
V _{ОН}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} = -5mA)		2.4	_	٧	
Vol	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} = 4.2mA)		-	0.4	v	



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(V_{CC} = 5V \pm 10\%, Ta = 0 \sim 70^{\circ}c)$ (Notes 6, 7, 8)

SYMBOL	DADAMETER	TC514400AP/AJ/ASJ/AZ-60			
STIVIBUL	PARAMETER	MiN.	MAX.	דומט	NOTE
t _{RC}	Random Read or Write Cycle Time	110	_	ns	
temw	Read-Modify-Write Cycle Time	165	-	ns	
t _{PC}	Fast Page Mode Cycle Time	45	-	ns	
tpRMW	Fast Page Mode Read-Modify-Write Cycle Time	100	-	ns	
t _{RAC}	Access Time from RAS	-	60	ns	9,14 15
t _{CAC}	Access Time from CAS	-	20	ns	9,14
taa	Access Time from Column Address	_	30	ns	9,15
t _{CPA}	Access Time from CAS Precharge	-	40	ns	9
t _{CLZ}	CAS to output in Low-Z	0	-	ns	9
t _{OFF}	Output Buffer Turn-off Delay	0	20	ns	10
t _T	Transition Time (Rise and Fall)	3	50	ns	8
t _{RP}	RAS Precharge Time	40	-	ns	
t _{RAS}	RAS Pulse Width	60	10,000	ns	
tRASP	RAS Pulse Width (Fast Page Mode)	60	200,000	ns	
t _{RSH}	RAS Hold Time	20	-	ns	
t _{RHCP}	RAS Hold Time From CAS Precharge (Fast Page Mode)	40	-	ns	
t _{CSH}	CAS Hold Time	60	-	ns	
t _{CAS}	CAS Pulse Width	20	10,000	ns	
t _{RCD}	RAS to CAS Delay Time	20	40	ns	14
t _{RAD}	RAS to Column Address Delay Time	15	30	ns	15
t _{CRP}	CAS to RAS Precharge Time	5	-	ns	
t _{CP}	CAS Precharge Time	10	-	ns	-
tASR	Row Address Set-Up Time	0	-	ns	·
t _{RAH}	Row Address Hold Time	10	-	ns	
tasc	Column Address Set-Up Time	0	-	ns	
[‡] CAH	Column Address Hold Time	15	-	ns	
t _{RAL}	Column Address to RAS Lead Time	30	-	ns	
t _{RCS}	Read Command Set-Up Time	0	-	ns	
t _{RCH}	Read Command Hold Time	0	_	ns	11
t _{RRH}	Read Command Hold Time referenced to RAS	0	-	ns	11
t _{WCH}	Write Command Hold Time	10	_	ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

		TC514400AP/	AJ/ASJ/AZ-60		
SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES
t _{WP}	Write Command Pulse Width	10	-	ns	
t _{RWL}	Write Command to RAS Lead Time	20	-	ns	
t _{CWL}	Write Command to CAS Lead Time	20	-	ns	
t _{DS}	Data Set-Up Time	0	_	ns	12
t _{DH}	Data Hold Time	15	-	ns	12
t _{REF}	Refresh Period	-	16	ms	
twcs	Write Command Set-Up Time	0	-	ns	13
tcwp	CAS to WRITE Delay Time	50	-	ns	13
t _{RWD}	RAS to WRITE Delay Time	90	-	ns	13
t _{AWD}	Column Address to WRITE Delay Time	60	_	ns	13
t _{CPWD}	CAS Precharge to WRITE Delay Time	70	-	ns	13
t _{CSR}	CAS Set-Up Time (CAS before RAS Cycle)	5	-	ns	
t _{CHR}	CAS Hold Time (CAS before RAS Cycle)	15	-	ns	
t _{RPC}	RAS to CAS Precharge Time	0	-	ns	
t _{CPT}	CAS Precharge Time (CAS before RAS Counter Test Cycle)	30	-	ns	
t _{ROH}	RAS Hold Time referenced to OE	10	-	ns	
toea	OE Access Time	-	20	ns	
tOED	ŌĒ to Data Delay	20	_	ns	
toez	Output buffer turn off Delay Time from $\overline{\text{OE}}$	0	20	ns	
toeh	OE Command Hold Time	20	-	ns	
twis	Write Command Set-Up Time (Test Mode In)	10	-	ns	
twth	Write Command Hold Time (Test Mode In)	10	-	ns	
t _{WRP}	WRITE to RAS Precharge Time (CAS before RAS Cycle)	10	-	ns	
twan	WRITE to RAS Hold Time (CAS before RAS Cycle)	10	-	ns	



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS IN THE TEST MODE

SYMBOL	PARAMETER	TC514400AP	AJ/ASJ/AZ-60		
	PARAIVIETER	MIN.	MAX.	ידואט	NOTES
t _{RC}	Random Read or Write Cycle Time	115	_	ns	
t _{PC}	Fast Page Mode Cycle Time	50	_	ns	
t _{RAC}	Access Time from RAS	-	65	ns	9,14 15
t _{CAC}	Access Time from CAS	_	25	ns	9,14
t _{AA}	Access Time from Column Address	-	35	ns	9,15
t _{CPA}	Access Time from CAS Precharge	-	45	ns	9
t _{RAS}	RAS Pulse Width	65	10,000	ns	
trasp	RAS Pulse Width (Fast Page Mode)	65	200,000	ns	
t _{RSH}	RAS Hold Time	25	-	ns	
^t CSH	CAS Hold Time	65	-	ns	
t _{RHCP}	RAS Hold Time From CAS Precharge (Fast Page Mode)	45	-	ns	
t _{CAS}	CAS Pulse Width	25	10,000	ns	
t _{RAL}	Column Address to RAS Lead Time	35	_	ns	

CAPACITANCE ($V_{CC} = 5V \pm 10\%$, f = 1MHz, $Ta = 0 \sim 70$ °c)


SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{I1}	Input Capacitance (A0~A9)	-	5	pF
C ₁₂	Input Capacitance (RAS, CAS, WRITE, OE)	-	7	pF
co	Input/Output Capacitance (I/01~I/04)	_	7	pF

NOTES:


- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to VSS.
- 3. ICC1, ICC3, ICC4, ICC6 depend on cycle rate.
- 4. ICC1, ICC4 depend on output loading. Specified values are obtained with the output open.
- 5. Column address can be changed once or less while RAS=VIL and CAS=VIH.
- 6. An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.
- 7. AC measurements assume $t_T=5$ ns.
- 8. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- 9. Measured with a load equivalent to 2 TTL loads and 100pF.
- 10. topp (max.) and topz (max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 11. Either tRCH or tRRH must be satisfied for a read cycle.
- 12. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in Read-Modify-Write cycles.
- 13. twcs, trwd, tcwd, tawd and tcpwd are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If trwd≥trwd (min.), tcwd≥tcwd (min.), tawd≥trwd (min.) and tcpwd≥tcpwd (min.) (Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 14. Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled by t_{CAC}.
- 15. Operation within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled by t_{AA}.



READ CYCLE




WRITE CYCLE (EARLY WRITE)









WRITE CYCLE (OE CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE



FAST PAGE MODE WRITE CYCLE




FAST PAGE MODE READ-MODIFY-WRITE CYCLE




: "H" or "L"


RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH CYCLE



HIDDEN REFRESH CYCLE (READ)




HIDDEN REEFRESH CYCLE (WRITE)






CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



WRITE, CAS BEFORE RAS REFRESH CYCLE



TEST MODE

The TC514400AP/AJ/ASJ/AZ is the RAM organized 1,048,576 words by 4 bits, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. A0c is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1".

If they were not equal, the I/O pin would indicate a "0". Fig.1 shows the block diagram of TC514400AP/AJ/ASJ/AZ. In "Test Mode", the $1M\times4$ DRAM can be tested as if it were a $512K\times4$ DRAM.

"WRITE, CAS Before RAS Refresh Cycle puts the device into "Test Mode". And "CAS Before RAS Refresh Cycle" or "RAS Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, "WRITE, CAS Before RAS Refresh Cycle" Performs the refresh operation with the internal refresh address counter. The "Test Mode" function reduces test times (1/2 in case of N test pattern).

BLOCK DIAGRAM IN THE TEST MODE




Fig. 1