

April 1988 Revised January 2004

# 74F240 • 74F241 • 74F244 Octal Buffers/Line Drivers with 3-STATE Outputs

## **General Description**

The 74F240, 74F241 and 74F244 are octal buffers and line drivers designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC and board density.

### **Features**


- 3-STATE outputs drive bus lines or buffer memory address registers
- Outputs sink 64 mA (48 mA mil)
- 12 mA source current
- Input clamp diodes limit high-speed termination effects


## **Ordering Code:**


Order Code Package Numbe		Package Description				
74F240SC (Note 1)	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide				
74F240SJ (Note 1)	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74F240PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				
74F241SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide				
74F241PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				
74F244SC (Note 1)	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide				
74F244SJ (Note 1)	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74F244MSA (Note 1)	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide				
74F244PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				

Note 1: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


# **Connection Diagrams**









# **Logic Symbols**







# **Unit Loading/Fan Out**

Din Names	Donasistics.	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
$\overline{OE}_1$ , $\overline{OE}_2$	3-STATE Output Enable Input (Active LOW)	1.0/1.667	20 μA/–1 mA	
OE <sub>2</sub>	3-STATE Output Enable Input (Active HIGH)	1.0/1.667	20 μA/–1 mA	
I <sub>0</sub> –I <sub>7</sub>	Inputs (74F240)	1.0/1.667 (Note 2)	20 μA/–1 mA	
I <sub>0</sub> –I <sub>7</sub>	Inputs (74F241, 74F244)	1.0/2.667 (Note 2)	20 μA/-1.6 mA	
$\overline{O}_0$ - $\overline{O}_7$ , $O_0$ - $O_7$	Outputs	600/106.6 (80)	-12 mA/64 mA (48 mA)	

Note 2: Worst-case 74F240 enabled; 74F241, 74F244 disabled

### **Truth Tables**

74F240

OE <sub>1</sub>	D <sub>1n</sub>	O <sub>1n</sub>	OE <sub>2</sub>	D <sub>2n</sub>	O <sub>2n</sub>		
Н	Х	Z	Н	Х	Z		
L	Н	L	L	Н	L		
L	L	Н	L	L	Н		
7/F2//1							

OE <sub>1</sub>	D <sub>1n</sub>	O <sub>1n</sub>	OE <sub>2</sub>	D <sub>2n</sub>	O <sub>2n</sub>
Н	Х	Z	L	Х	Z
L	Н	Н	Н	Н	Н
L	L	L	Н	L	L

74F244

OE <sub>1</sub>	D <sub>1n</sub>	O <sub>1n</sub>	OE <sub>2</sub>	D <sub>2n</sub>	O <sub>2n</sub>
Н	Х	Z	Н	Х	Z
L	Н	Н	L	Н	Н
L	L	L	L	L	L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

# **Absolute Maximum Ratings**(Note 3)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \end{array}$ 

Junction Temperature under Bias

-55°C to +150°C

V<sub>CC</sub> Pin Potential to Ground Pin

-0.5V to +7.0V

Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ )

 $\begin{array}{ll} \mbox{Standard Output} & -0.5\mbox{V to V}_{\mbox{CC}} \\ \mbox{3-STATE Output} & -0.5\mbox{V to +5.5\mbox{V}} \end{array}$ 

Current Applied to Output

 $\label{eq:lower_lower} \mbox{in LOW State (Max)} \qquad \mbox{twice the rated $I_{\rm OL}$ (mA)} \\ \mbox{ESD Last Passing Voltage (Min)} \qquad \mbox{4000V}$ 

# Recommended Operating Conditions

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V


**Note 3:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 4: Either voltage limit or current limit is sufficient to protect inputs.


### **DC Electrical Characteristics**


Symbol	Parameter		Min	Тур	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage	е			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.4					$I_{OH} = -3 \text{ mA}$
	Voltage	10% V <sub>CC</sub>	2.0			V	Min	$I_{OH} = -15 \text{ mA}$
		5% V <sub>CC</sub>	2.7					$I_{OH} = -3 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>			0.55	V	Min	I <sub>OL</sub> = 64 mA
I <sub>IH</sub>	Input HIGH				5.0		Max	$V_{IN} = 2.7V$
	Current				5.0	μА	IVIAX	V <sub>IN</sub> = 2.7 V
I <sub>BVI</sub>	Input HIGH Current				7.0		Max	1/ 7.01/
	Breakdown Test				7.0	μА	IVIAX	$V_{IN} = 7.0V$
I <sub>CEX</sub>	Output HIGH				50	μА	Max	V <sub>OUT</sub> = V <sub>CC</sub>
	Leakage Current				50	μА	IVIAX	
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu A$
	Test		4.73			V	0.0	All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current				3.75	μА	0.0	V <sub>IOD</sub> = 150 mV
					3.73			All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current				-1.0	mA Ma		$V_{IN} = 0.5V (\overline{OE}_1, \overline{OE}_2, OE_2, D_n 74F240))$
					-1.6		IVIAX	V <sub>IN</sub> = 0.5V (D <sub>n</sub> (74F241, 74F244))
I <sub>OZH</sub>	Output Leakage Current				50	μΑ	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current				-50	μА	Max	V <sub>OUT</sub> = 0.5V
Ios	Output Short-Circuit Curre	ent	-100		-225	mA	Max	V <sub>OUT</sub> = 0V
I <sub>ZZ</sub>	Bus Drainage Test				500	μΑ	0.0V	V <sub>OUT</sub> = 5.25V
I <sub>CCH</sub>	Power Supply Current (74	F240)		19	29	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current (74	F240)		50	75	mA	Max	$V_O = LOW$
I <sub>CCZ</sub>	Power Supply Current (74	F240)		42	63	mA	Max	V <sub>O</sub> = HIGH Z
I <sub>CCH</sub>	Power Supply Current (74F241, 74F244)			40	60	mA M	Max	V <sub>O</sub> = HIGH
				40	60		Max	V <sub>0</sub> = 111G11
I <sub>CCL</sub>	Power Supply Current (74F241, 74F244)		60	60	90	mA	Max	$V_O = LOW$
				00				v0 - FOAA
I <sub>CCZ</sub>	Power Supply Current (74F241, 74F244)			60	90	mA	Max	$V_O = HIGH Z$
			1	60	90	IIIA	iviax	v0 = 1119H Z

### **AC Electrical Characteristics** T<sub>A</sub> = -55°C to +125°C $T_A = 0$ °C to +70°C $T_A = +25^{\circ}C$ $\textbf{V}_{\textbf{CC}} = +\textbf{5.0V}$ $\rm V_{CC}=5.0V$ $\rm V_{CC}=5.0V$ Symbol Units Parameter $C_L = 50 \ pF$ C<sub>L</sub> = 50 pF $C_L = 50 \ pF$ Min Тур Max Min Max Min Max Propagation Delay 3.0 5.1 7.0 3.0 9.0 3.0 8.0 ns Data to Output (74F240) 2.0 3.5 4.7 2.0 6.0 2.0 5.7 Output Enable Time (74F240) 2.0 3.5 4.7 2.0 6.5 2.0 5.7 $t_{PZH}$ $t_{PZL}$ Output Disable Time (74F240) 2.0 4.0 5.3 2.0 6.5 2.0 6.3 $t_{PHZ}$ 2.0 2.0 9.5 8.0 2.0 12.5 6.0 $t_{PLZ}$ Propagation Delay 2.5 4.0 5.2 2.0 6.5 2.5 6.2 $t_{PLH}$ ns Data to Output (74F241, 74F244) 2.5 4.0 5.2 2.0 7.0 2.5 6.5 $t_{\mathsf{PHL}}$ $t_{PZH}$ Output Enable Time 2.0 4.3 5.7 2.0 7.0 2.0 6.7 (74F241, 74F244) $t_{PZL}$ 2.0 5.4 7.0 2.0 8.5 2.0 8.0 ns Output Disable Time 2.0 7.0 $t_{\text{PHZ}}$ 4.5 6.0 2.0 2.0 7.0 (74F241, 74F244) 2.0 4.5 6.0 2.0 7.5 2.0 7.0 $t_{PLZ}$




20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B





20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide Package Number MSA20

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com