TMS44C256, TMS44C257 262.144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES

JUNE 1986 - REVISED MAY 1988

262,144 × 4 Organization

- Single 5-V Supply (10% Tolerance)
- Performance Ranges:

	ACCESS TIME ta(R) (tRAC) (MAX)	ACCESS TIME ta(C) (tCAC) (MAX)	ACCESS TIME (a(CA) (tCAA) (MAX)	READ OR WRITE CYCLE (MIN)
TMS44C2510	100 ns	25 ns	45 ns	190 ns
TMS44C2512	120 ns	30 ns	55 ns	220 ns
TMS44C2515	150 ns	40 ns	70 ns	260 ns

- TMS44C256 Enhanced Page Mode Operation with CAS-Before-RAS Refresh
- TMS44C257 Static Column Decode Mode Operation with CAS-Before-RAS Refresh
- Long Refresh Period . . . 512-Cycle Refresh in 8 ms (Max)
- 3-State Unlatched Output
- Lower Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs and Clocks Are TTL Compatible
- High-Reliability Plastic 20-Pin 300-Mil-Wide DIP or 20/26-Lead Surface Mount (SOJ) Package
- Operation of TI's Megabit CMOS DRAMs Can Be Controlled by TI's SN74ALS6301 and SN74ALS6302 Dynamic RAM Controllers
- Operating Free-Air Temperature . . . 0°C to 70°C


description

The TMS44C256 and TMS44C257 series are high-speed, 1,048,576-bit Dynamic Random-Access Memories organized as 262,144 words of four bits each. They employ state-of-the-art EPIC™ (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

(TOP VIEW) DQ1 1 U20 VSS DQ2[]2 19 DQ4 18 DQ3 **₩**🛛 з RAS ☐ 4 17 CAS TF 🛮 5 16 | G A0∏6 15 A8 A1 7 14 NA7 A2∏8 13 A6 A3∏9 12 A5 11 A4 VCC 10

N PACKAGE

DJ PACKAGE[†] (TOP VIEW)



[†]The packages shown here are for pinout reference only. The DJ package is actually 75% of the length of the N package.

	PIN NOMENCLATURE
AO-AB	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ4	Data In/Data Out
Ğ	Data-Output Enable
RAS	Row-Address Strobe
TF	Test Function
₩	Write Enable
Vcc	5-V Supply
Vss	Ground

operation

enhanced page mode (TMS44C256)

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and

EPIC is a trademark of Texas Instruments Incorporated.



the $\overline{\text{CAS}}$ page-mode cycle time used. With minimum $\overline{\text{CAS}}$ page cycle time, all 512 columns specified by column addresses A0 through A8 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while \overline{CAS} is high. The falling edge of \overline{CAS} latches the column addresses. This feature allows the TMS44C256 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when \overline{CAS} transitions low. This performance improvement is referred to as "enhanced page mode." Valid column address may be presented immediately after $t_h(RA)$ (row address hold time) has been satisfied, usually well in advance of the falling edge of \overline{CAS} . In this case, data is obtained after $t_a(C)$ max (access time from \overline{CAS} low), if $t_a(CA)$ max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time \overline{CAS} goes high, access time for the next cycle is determined by the later occurrence of $t_a(C)$ or $t_a(CP)$ (access time from rising edge of \overline{CAS}).

static column decode mode (TMS44C257)

The static column decode mode of operation allows high-speed read, write, or read-modify-write by reducing the number of required signal setup, hold, and transition timings. This is achieved by first addressing the row and column in the normal manner, but after the first access maintain \overline{CAS} low. Subsequently changing the column address produces valid data at the $t_a(CA)$. The first bit is accessed in the normal manner with read data coming out at $\underline{t_a(C)}$ time. Similarly, write or read-modify-write cycle times can be achieved with appropriate toggling of \overline{W} . The addresses are latched during the write operation, but at the completion of the internal write operation the addresses are unlatched.

address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe $\overline{(RAS)}$. Then nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe $\overline{(CAS)}$. All addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CAS} . \overline{RAS} is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. The TMS44C256 \overline{CAS} is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffers. The TMS44C257 column addresses are latched only on write cycles with the later of the \overline{CAS} or \overline{W} falling edge.

write enable (W)

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} (early write), data out will remain in the high-impedance state for the entire cycle permitting a write operation with \overline{G} grounded. The TMS44C257 latches the column addresses on write cycles with the later of \overline{CAS} or \overline{W} falling edge.

data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latch. In an early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, \overline{CAS} will already be low, thus the data will be strobed in by \overline{W} with setup and hold times referenced to this signal. In a delayed or read-modify-write cycle, \overline{G} must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.



data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{CAS} and \overline{G} are brought low. In a read cycle the output becomes valid after the access time interval $t_a(C)$ that begins with the negative transition of \overline{CAS} as long as $t_a(R)$ and $t_a(CA)$ are satisfied. The output becomes valid after the access time has elapsed and remains valid while \overline{CAS} and \overline{G} are low. \overline{CAS} or \overline{G} going high returns it to a high-impedance state. This is accomplished by bringing \overline{G} high prior to applying data, thus satisfying $t_d(GHD)$.

output enable (G)

 \overline{G} controls the impedance of the output buffers. When \overline{G} is high, the buffers will remain in the high-impedance state. Bringing \overline{G} low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both \overline{RAS} and \overline{CAS} to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until either \overline{G} or \overline{CAS} is brought high.

refresh

A refresh operation must be performed at least once every eight milliseconds to retain data. This can be achieved by strobing each of the 512 rows (AO-A8). A normal read or write cycle will refresh all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at VIL after a read operation and cycling RAS after a specified precharge period, similar to a RAS-only refresh cycle.

CAS-before-RAS refresh

CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS [see parameter td(CLRL)R] and holding it low after RAS falls [see parameter td(RLCH)R]. For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally. The external address is also ignored during the hidden refresh option.


power up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after power up to the full VCC level.

test function pin


During normal device operation, the TF pin must be either disconnected or biased at a voltage less than or equal to V_{CC} .

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin (see Note 1)		– 1 V to 7 V
Voltage range on VCC		0 V to 7 V
Short circuit output current		50 mA
Power dissipation		1 W
Operating free-air temperature range		0°C to 70°C
Storage temperature range	_	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage		0		V
VIH	High-level input voltage	2.4	_	6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	DADAMETED	TEST	TMS440	2510	TMS440	2512	TM\$440	2515	UNIT
	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	¹OH = −5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
IJ	Input current (leakage)	$V_{\parallel} = 0 \text{ V to } 5.8 \text{ V},$ $V_{CC} = 5 \text{ V},$ All other pins $= 0 \text{ V to } V_{CC}$		± 10		± 10		± 10	μА
10	Output current (leakage)	$V_{O} = 0 \text{ V to V}_{CC},$ $V_{CC} = 5.5 \text{ V},$ $\overline{CAS} \text{ high}$		± 10		± 10		± 10	μΑ
ICC1	Read/write cycle current	$t_{C(rdW)} = minimum,$ $V_{CC} = 5.5 V$		70		60		55	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V		3		3		3	mA
ССЗ	Average refresh current	$t_{C(rdW)} = minimum,$ $V_{CC} = 5.5 \text{ V},$ $\overline{RAS} \text{ cycling},$ $\overline{CAS} \text{ high}$		65		55		50	mA
ICC4	Average page current	$t_{C(P)} = minimum,$ $V_{CC} = 5.5 \text{ V},$ $\overline{RAS} \text{ low},$ $\overline{CAS} \text{ cycling}$		45		35		30	mA
lCC6	Average static column decode current	t _{c(rdW)} = minimum, V _{CC} = 5.5 V, RAS low, CAS cycling		45		35		30	mA

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz (see Note 3)

	PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs		6	pF
C _{i(RC)}	Input capacitance, strobe inputs		7	рF
C _{i(W)}	Input capacitance, write-enable input	1	7	рF
Со	Output capacitance		7	pF

NOTE 3: V_{CC} equal to 5.0 V \pm 0.5 V and the bias on pins under test is 0.0 V.

switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

	PARAMETER	ALT.	TMS440	2510	TMS44C	2512	TMS440	UNIT	
	PARAMETER	SYMBOL	MIN	MAX	MiN	MAX	MiN	MAX	וואט
ta(C)	Access time from CAS low	tCAC		25		30		40	ns
ta(CA)	Access time from column address	^t CAA		45		55		70	ns
ta(R)	Access time from RAS low	tRAC		100		120		150	ns
ta(G)	Access time from G low	tGAC		25		30		40	ns
ta(CP)	Access time from column precharge (TMS44C256 only)	^t CAP		50		60		75	ns
t _a (WHQ)	Access time from W high, Static column decode mode (see Note 4) (TMS44C257 only)	twra		30		35		40	ns
t _a (WLQ)	Access time from W low, Static column decode mode (see Note 4) (TMS44C257 only)	[†] ALW		95		115		120	ns
t _{dis} (CH)	Output disable time after CAS high (see Note 5)	[†] OFF	0	25	0	30	0	35	ns
t _{dis} (G)	Output disable time after \overline{G} high (see Note 5)	^t GOFF	0	25	0	30	0	35	ns

NOTES: 4. Read-modify-write operation only.

^{5.} t_{dis(CH)} and t_{dis(G)} are specified when the output is no longer driven.

timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TMS44	C256-10	TMS44	C256-12	TMS44	C256-15	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
^t cird)	Read cycle time (see Note 7)	tRC	190		220		260		ns
t _{c(W)}	Write cycle time	tWC	190		220		260		ns
t _{c(rdW)}	Read-write/read-modify-write cycle time	^t RWC	220		255		305		ns
t _C (P)	Page-mode read or write cycle time (see Note 8)	^t PC	55		65		80		ns
^t c(PM)	Page-mode read-modify-write cycle time	^t PCM	85		100		125		ns
tw(CH)	Pulse duration, CAS high	tCP	10		15		25		ns
tw(CL)	Pulse duration, CAS low (see Note 9)	†CAS	25	10,000	30	10,000	40	10,000	ns
tw(RH)	Pulse duration RAS high (precharge)	tRP	80		90		100		ns
tw(RL)	Non-page-mode pulse duration, RAS low (see Note 10)	^t RAS	100	10,000	120	10,000	150	10,000	ns
tw(RL)P	Page-mode pulse duration, RAS low (see Note 10)	^t RASP	100	100,000	120	100,000	150	100,000	ns
tw(WL)	Write pulse duration	twp	15		20		25	-	ns
t _{Su} (CA)	Column-address setup time before CAS low	tASC	0		0		0		ns
t _{su(RA)}	Row-address setup time before RAS low	^t ASR	0		0		0		ns
t _{sul} DI	Data setup time before Willow (see Note 11)	^t DS	0		0		0		ns
t _{su(rd)}	Read setup time before CAS low	†RCS	0		0		0		ns
t _{su} (WCL)	W-low setup time before CAS low (see Note 12)	twcs	0		0		0		ns
t _{su} (WCH)	W-low setup time before	tCWL	25		30		40		ns
t _{su(WRH)}	W-low setup time before	[†] RWL	25		30		40		ns
th(CA)	Column-address hold time after CAS low (see Note 11)	tCAH	20		20	,	25		ns
^t h(RA)	Row-address hold time after RAS low	^t RAH	15		15		20		ns

Continued next page.

- NOTES: 6. Timing measurements are referenced to VIL max and VIH min.
 - 7. All cycle times assume t_f = 5 ns.
 - 8. $t_{C(P)} > t_{W(CH)} \min + t_{W(CL)} \min + 2t_t$
 - 9. In a read-modify-write cycle, t_{d(CLWL)} and t_{sulWCH)} must be observed. Depending on the user's transition times, this may require additional CAS low time [t_{w(CL)}].
 - 10. In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time [tw(RL)].
 - 11. Later of CAS or W in write operations.
 - 12. Early write operation only.



timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

	•	ALT.	TM\$440	256-10	TMS44C	256-12	TMS440	256-15	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
¹h(RLCA)	Column-address hold time after RAS low (see Note 13)	†AR	70		80		100		ns
th(D)	Data hold time after CAS low (see Note 11)	tDH	20		25		30		ns
th(RLD)	Data hold time after RAS low (see Note 13)	[†] DHR	70		85		110		ns
th(CHrd)	Read hold time after CAS high (see Note 15)	tRCH	0		0		0		ns
t _h (RHrd)	Read hold time after RAS high (see Note 15)	tRRH	10		10		10		ns
thiCLW)	Write hold time after CAS low (see Note 12)	tWCH	20		25		30		ns
[†] h(RLW)	Write hold time after RAS low (see Note 13)	tWCR	70		85		100		ns
^t d(RLCH)	Delay time, RAS low to CAS high	†CSH	100		120		150		ns
td(CHRL)	Delay time, CAS high to	tCRP	0		0		0		ns
td(CLRH)	Delay time, CAS low to RAS high	tRSH	25		30		40		ns
t _d (CLWL)	Delay time, CAS low to W low (see Note 4)	†CWD	50		60		70		ns
t _{d(RLCL)}	Delay time, RAS low to CAS low (see Note 14)	tRCD	25	75	25	90	30	110	ns
t _d (RLCA)	Delay time, RAS low to column address (see Note 14)	^t RAD	20	55	20	65	25	80	ns
^t d(CARH)	Delay time, column address to RAS high	tRAL	45		55		70		ns
td(CACH)	Delay time, column address to CAS high	tCAL.	45		55		70		ns
td(RLWL)	Delay time, RAS low to W low (see Note 4)	tRWD	100		120	-	150		ns
^t d(CAWL)	Delay time, column address to \overline{W} low (see Note 4)	tAWD	45		55		70		ns
t _d (GHD)	Delay time, \overline{G} high before data at DQ	[†] GDD	25		30		40		ns
^t d(GLRH)	Delay time, G low to RAS high	[†] GSR	20		25		35		ns

Continued next page.

NOTES: 4. Read-modify-write operation only.

- 11. Later of CAS or W in write operations.
- 12. Early write operation only.
- 13. The minimum value is measured when $t_{d(RLCL)}$ is set to $t_{d(RLCL)}$ min as a reference.
- 14. Maximum value specified only to guarantee access time.
- 15. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

		ALT.	TMS44C	256-10	TMS440	256-12	TMS44C256-15		
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
td(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	[†] CHR	25		25		30		ns
td(CLRL)R	Delay time, CAS low to RAS low (see Note 16)	^t CSR	10		10		15		ns
^t d(RHCL)R	Delay time, RAS high to CAS low (see Note 16)	tRPC	0		0		0		ns
t _{rf}	Refresh time interval	tREF		8		8		8	ms
tţ	Transition time	tŢ	3	50	3	50	3	50	ns

NOTE 16: CAS-before-RAS refresh only.

timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TMS44	C257-10	TMS44	C257-12	TMS44	C257-15	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tc(rd)	Read cycle time (see Note 7)	^t RC	190		220		260		ns
t _{c(W)}	Write cycle time	tWC	190		220		260		ns
t _{c(rdW)}	Read-write/read-modify-write cycle time	[‡] RWC	220		255		305		ns
t _{c(rd)} SC	Static column decode mode read-only cycle time	^t SCR	50	_	60		90		ns
t _c (W)SC	Static column decode mode write-only cycle time	tcsw	50		60		90		ns
tc(rdW)SC	Static column decode mode read-modify-write cycle time	tSCRDW	100		120		150		ns
tw(CH)	Pulse duration, CAS high	tCP	10		15		25		กร
tw(CL)	Pulse duration, CAS low (see Note 9)	tCAS	20	10,000	25	10,000	35	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge)	tRP	80		90		100		ns
tw(RL)	Non-static column decode mode pulse duration, RAS low (see Note 10)	tRAS	100	10,000	120	10,000	150	10,000	ns
tw(RL)P	Static column decode mode pulse duration, RAS low (see Note 10)	^t RASP	100	100,000	120	100,000	150	100,000	ns
tw(WL)	Write pulse duration	tWP	15		20		25	·	ns
tw(CA)	Static column decode mode column address pulse duration	^t ADP	45		55		70		ns
tw(WH)	Static column decode mode W high pulse duration	tWI	10		15		25		ns
t _{su(CA)}	Column-address setup times before CAS low or W low (see Note 11)	^t ASC	0		0		0		กร
^t su(RA)	Row address setup time before RAS low	^t ASR	0		0	·	0		ns
t _{su(D)}	Data setup time before W low (see Note 11)	tDS	0		0		0		ns
^t su(rd)	Read setup time before CAS low	^t RCS	0		0		0		ns
t _{su} (WCL)	W-low setup time before CAS low (see Note 12)	twcs	0		0		0		ns
t _{su(WCH)}	W-low setup time before	tCWL	25		30		40		ns
t _{su} (WHCH)	W-high setup time before	twhch	0		0		0	-	ns

Continued next page.

NOTES: 6. Timing measurements are referenced to VIL max and VIH min.

- 7. All cycle times assume t_t = 5 ns.
- In a read-modify-write cycle, td(CLWL) and tsu(WCH) must be observed. Depending on the user's transition times, this may require additional CAS low time [tw(CL)].
- In a read-modify-write cycle, t_d(RLWL) and t_{su}(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time [t_w(RL)].
- 11. Later of CAS or W in write operations.
- 12. Early write operation only.

timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

		ALT.	TMS440	257-10	TMS44C	257-12	TMS44C	257-15	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{su} (WRH)	W-low setup time before	^t RWL	25		30		40		ns
^t su(RLrd)	Read-command setup time before RAS low	tWRP	0		0		0		ns
t _{su(CAR)}	Column-address setup time before RAS high	[†] CAR	50		60		75		ns
th(CA)	Column-address hold time after CAS low, W low (see Note 11)	^t CAH	20		20		25		ns
th(RA)	Row-address hold time after RAS low	^t RAH	15		15		20		ns
th(RLCA)	Column-address hold time after RAS low (see Note 17)	†AR	100		120		150		ns
^t h(D)	Data hold time after CAS low (see Note 11)	^t DH	20		25		30		ns
th(RLD)	Data hold time after RAS low (see Note 17)	^t DHR	70		85		110		ns
th(CHrd)	Read hold time after CAS high (see Note 15)	^t RCH	0		0		0		ns
^t h(RHrd)	Read hold time after RAS high (see Note 15)	tarh	10		10		10		ns
^t h(CLW)	Write hold time after CAS low	tWCH	20		25		30		ns
th(RLW)	Write hold time after RAS low (see Note 17)	tWCR	70		85		100		ns
th(RHCA)	Column-address hold time after RAS high	^t AH	10		15		15		ns
th(CAQ)	Output hold time after address change	tон	5		5		5		ns
^t d(RLCH)	Delay time, RAS low to CAS high	^t CSH	100		120		150		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0		ns
td(CLRH)	Delay time, CAS low to RAS high	^t RSH	25		30		40		ns
td(CLWL)	Delay time, CAS low to W low (see Note 4)	tCWD	25		30		40		nŝ

Continued next page.

NOTES: 4. Read-modify-write operation only.

11. Later of CAS or W in write operations.

- 15. Either $t_h(RHrd)$ or $t_h(CHrd)$ must be satisfied for a read cycle.

 17. The minimum value is measured when $t_d(RLCA)$ is set to $t_d(RLCA)$ min as a reference.


timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

		ALT.	TMS44C257-10		TMS44C257-12		TMS44C257-15		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNI
^t d(RLCL)	Delay time, RAS low to CAS low (see Note 14)	tRCD	25	75	25	90	30	110	ns
^t d(RLCA)	Delay time, RAS low to column address (see Note 14)	tRAD	20	55	20	65	25	80	ns
td(CARH)	Delay time, column address to RAS high	[†] RAL	45	_	55		70		ns
td(CACH)	Delay time, column address to CAS high	†CAL	45		55		70		ns
td(RLWL)	Delay time, RAS low to W low (see Note 4)	tRWD	100		120		150		ns
td(CAWL)	Delay time, column address to \overline{W} low (see Note 4)	tAWD	45		55		70		ns
^t d(GHD)	Delay time, \overline{G} high before data at DQ	tGDD	25		30		40		ns
t _d (GLRH)	Delay time, \overline{G} low to \overline{RAS} high	[†] GSR	20		25		35		ns
t _d (WQ)	Delay time, W high to output transition from high impedance to active	tow	0	_	0		0		ns
td(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	^t CHR	25		25		30		ns
^t d(CLRL)R	Delay time, CAS low to RAS low (see Note 16)	^t CSR	10		10		15		ns
^t d(RHCL)R	Delay time RAS high to CAS low (see Note 16)	†RPC	0		0		0		ns
t _{rf}	Refresh time interval	tREF		8		8		8	ms
tt	Transition time	t _T	3	50	3	50	3	50	ns

NOTES: 4. Read-modify-write operation only.

- 14. Maximum value specified only to guarantee access time.
- 16, CAS-before-RAS refresh only.

PARAMETER MEASUREMENT INFORMATION




(a) LOAD CIRCUIT

(b) ALTERNATE LOAD CIRCUIT


FIGURE 1. LOAD CIRCUITS FOR TIMING PARAMETERS






NOTE 18: Output may go from high impedance to an invalid data state prior to the specified access time.


read cycle timing




NOTE 18: Output may go from high impedance to an invalid data state prior to the specified access time.



early write cycle timing









NOTE 11: Later of CAS or W in write operation.

read-write/read-modify-write cycle timing




enhanced page-mode read cycle timing



- NOTES: 18. Output may go from high impedance to an invalid data state prior to the specified access time.
 - 19. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
 - 20. Access time is $t_a(CP)$ or $t_a(CA)$ dependent.


enhanced page-mode write cycle timing



NOTES: 21. A read cycle or a read-modify-write cycle can be intermixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.


22. Referenced to CAS or W, whichever occurs last.

enhanced page-mode read-modify-write cycle timing




- NOTES: 18. Output may go from high impedance to an invalid data state prior to the specified access time.
 - 23. A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write cycle timing specifications are not violated.

static column decode mode read timing with CAS cycling




NOTE 18: Output may go from high impedance to an invalid data state prior to the specified access time.


static column decode mode read cycle timing




NOTE 18: Output may go from high impedance to an invalid data state prior to the specified access time.




static column decode mode write cycle timing




static column decode mode read-modify-write cycle timing with CAS cycling



static column decode mode read-modify-write cycle timing




NOTE 18: Output may go from high impedance to an invalid data state prior to the specified access time.



hidden refresh cycle (enhanced page mode) REFRESH CYCLE MEMORY CYCLE REFRESH CYCLE tw(RH) ۷н RAS tdiRLCHIRtw(CL) CAS th(RA) tsu(CA) th(RHrd) ta(CA) tdis(CH) -VIH/VOH DQ1 VALID DATA DQ4 VIL/VOL tdis(G) ta(G) ViH Ğ V_{IL}

hidden refresh cycle (static column decode mode)



automatic (CAS-before-RAS) refresh cycle timing

