TIBPAL20L8-10C, TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS


SRPS008A - D3336, OCTOBER 1989 - REVISED MARCH 1992

- High-Performance Operation:
 formation:
 - f_{max} (no feedback)
 - TIBPAL20R' . . . 71.4 MHz
 - f_{max} (internal feedback)
 - TIBPAL20R' . . . 58.8 MHz
 - f_{max} (external feedback)
 - TIBPAL20R' . . . 55,5 MHz
 - Propagation Delay
 - TIBPAL20' . . . 10 ns Max
- Functionally Equivalent, but Faster Than Existing 24-Pin PLD Circuits
- Preload Capability on Output Registers Simplifies Testing
- Power-Up Clear on Registered Devices (All Register Outputs are Set Low, but Voltage Levels at the Output Pins Go High)
- Package Options Include Plastic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Security Fuse Prevents Duplication
- Dependable Texas Instruments Quality and Reliability


DEVICE	INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
PAL20L8	14	2	0	6
PAL20R4	12	0	4 (3-state buffers)	4
PAL20R6	12	0	6 (3-state buffers)	2
PAL20R8	12	0	8 (3-state buffers)	0

description

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT-X™ circuits combine the latest Advanced



TIBPAL20L8' FN PACKAGE (TOP VIEW)



NC - No internal connection Pin assignments in operating mode


Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are available for futher reduction in board space.

All of the register outputs are set to a low level during power up. Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

The TIBPAL20' C series is characterized from 0°C to 75°C.

TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C HIGH-PERFORMANCE IMPACT-XTM PAL[®] CIRCUITS

SRPS008A - D3336, OCTOBER 1989 - REVISED MARCH 1992




Pin assignments in operating mode

NC - No internal connection




functional block diagrams (positive logic)

TIBPAL20L8



TIBPAL20R4




denotes fused inputs




SRPS008A - D3336, OCTOBER 1989 - REVISED MARCH 1992

functional block diagrams (positive logic)

TIBPAL20R6




TIBPAL20R8



denotes fused inputs








TIBPAL20R4-10C HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS

SRPS008A - D3336, OCTOBER 1989 - REVISED MARCH 1992

logic diagram (positive logic) Increment 6 4 8 12 16 20 24 28 32 36 39 23_ | Numbers 40 80 <u>22</u> 1/0 120 160 200 240 280 \mathbf{H} ı 3 ∰ 320 360 400 440 480 21 · vo 520 560 600 640 680 720 1=0 760 800 840 880 P₂20 a **⊳**01 960 1000 1040 1080 1120 10 **₽**01 1280 1320 1350 1400 1440 1480 1520 1 = 0 10 **>**C1 1600 1640 1680 1=0 B.17 1720 1760 1D 1800 **>**01 1920 1960 2000 2040 2080 16 VO 2200 2240 2280 2320 2360 1<u>5</u> 1/0 2400 2440 2480 2520 10 14 Fuse number = First fuse number + Increment Pin numbers shown are for JT and NT packages.

SRPS008A -- D3336, OCTOBER 1989 -- REVISED MARCH 1992





TIBPAL20R8-10C HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS

SRPS008A - D3336, OCTOBER 1989 - REVISED MARCH 1992

logic diagram (positive logic) Increment 6 4 8 12 16 24 28 32 36 39 23 I = 0 160 200 240 280 10 **₽**01 320 360 400 1=0 1D **⊳** C1 640 680 720 760 800 840 880 920 1=0 10 **≥**01 960 1000 1040 1080 1120 1160 1200 1=0 1D **≥**01 1280 1320 1360 1=0 73.18 a 1400 1440 1480 1520 7 1560 1 1400 10 **>**01 1600 1640 1680 1720 17₀7₀ 10 1760 1800 1840 1880 8 **>**01 -Ñ 1920 1960 2000 2040 1=0 1D 1 9 2200 2200 2240 2280 2320 2360 2400 2440 1=0 2480 2520 10 ⊳cı| Fuse number = First fuse number + Increment Pin numbers shown are for JT and NT packages.



TIBPAL20L8-10C, TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C HIGH-PERFORMANCE IMPACT-XTM PAL[®] CIRCUITS

SRPS008A - D3336, OCTOBER 1989 - REVISED MARCH 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)			7 V
Input voltage (see Note 1)			
Voltage applied to disabled output (see Note 1)		. 5.	5 V
Operating free-air temperature range	0°C	to 75	5°C
Storage temperature range	-65°C to	150	o°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

	-		MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	٧
VIH	High-level input voltage		2		5.5	٧
VIL	Low-level input voltage				0.8	٧
ЮН	High-level output current	High-level output current			-3.2	mA
loL	Low-level output current				24	mA
fclock	Clock frequency		0		71.4	MHz
twt	Dulanda di Antonio de de Constitución de Const	High	7			
ıw.	Pulse duration, clock (see Note 2)	Low	7			ns
t _{su} †	Setup time, input or feedback before clock↑		10			ns
th [†]	Hold time, input or feedback after clock↑		0			ns
TA	Operating free-air temperature		0	25	75	°C

T_{folock}, t_w, t_{au}, and t_h do not apply for TIBPAL20L8'.
NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

TIBPAL20L8-10C, TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C HIGH-PERFORMANCE $IMPACT-X^{TM}$ PAL® CIRCUITS

SRPS008A - D3336, OCTOBER 1989 - REVISED MARCH 1992

electrical characteristics over recommended operating free-air temperature range

PA	RAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
٧ıK		V _{CC} = 4.75 V,	i _I = 18 mA		-0.8	-1.5	V
Vон		V _{CC} = 4.75 V,	1 _{OH} = −3.2 mA	2.4			٧
VOL		V _{CC} = 4.75 V,	i _{OL} = 24 mA		0.3	0.5	٧
lozh‡	O, Q outputs	V _{CC} = 5.25 V,	V _O = 2.7 V			20	
'OZH'	I/O ports	VCC = 0.20 V,				100	μА
lozL [‡]	O, Q outputs	V _{CC} = 5.25 V,	V _O = 0.4 V			-20	
OZL.	I/O ports	vCC = 5.25 v,				-100	μА
lj .		V _{CC} = 5.25 V,	V _i = 5.5 V			0.2	mA
ηн‡	·	V _{CC} = 5.25 V,	V _I ≈ 2.7 V			25	μA
111.		V _{CC} = 5.25 V,	V _I = 0.4 V			-0.25	mA
los§		V _{CC} = 5.25 V,	V _O = 0.5 V	-30	-70	-130	mA
lcc		V _{CC} = 5.25 V, Outputs open,	V _I = 0, OE = V _{IH}			210	mA
Ci		f≖1 MHz,	V _I = 2 V		7		pF
Co		f = 1 MHz,	V _O = 2 V		8		pF
C _{clk}		f = 1 MHz,	V _{CLK} = 2 V		12		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	түр†	MAX	UNIT
	witt	nout feedback		71.4			
fmax¶	with internal feedback (counter configuration)			58.8			MHz
Ī	with e	xternal feedback		55.5			
^t pd	I, I/O	0, I/O	R1 = 200 Ω,	3	8	10	
^t pd	CLKT	Q	R2 = 390 Ω,	2	5	8	ns
tpd#	CLKT	Feedback input	See Figure 6			7	ns
t _{en}	OE↓	Q		2	6	10	ns
^t dis	OE↑	Q		2	6	10	ns
t _{en}	I, I/O	0, 1/0		3	8	10	ns
^t dis	I, I/O	0, I/0		2	8	10	ns
t _{sk(o)}	Skew between	en registered outputs			0.5		ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] I/O leakage is the worst case of IOZL and IIL or IOZH and IIH respectively.

Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. Vo is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

See section for f_{max} specifications, f_{max} does not apply for TIBPAL20L8'.

[#] This parameter applies to TIBPAL20R4' and TIBPAL20R6' only (see Figure 4 for illustration) and is calculated from the measured f_{max} with internal feedback in the counter configuration.

This parameter is the measurement of the difference between the fastest and slowest tpd (CLK-to-Q) observed when multiple registered outputs are switching in the same direction.

TIBPAL20L8-10C, TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C HIGH-PERFORMANCE IMPACT-XTM PAL® CIRCUITS

SRPS008A - D3336, OCTOBER 1989 - REVISED MARCH 1992

programming information

Texas: Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

preload procedure for registered outputs (see Figure 1 and Note 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With V_{CC} at 5 volts and Pin 1 at V_{IL}, raise Pin 13 to V_{IHH}.
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse Pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower Pin 13 to V_{IL}. Preload can be verified by observing the voltage level at the output pin.




Figure 1. Preload Waveforms


NOTE 3: $t_d = t_{BH} = t_h = 100 \text{ ns to } 1000 \text{ ns } V_{IHH} = 10.25 \text{ V to } 10.75 \text{ v}$

TIBPAL20L8-10C, TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C HIGH-PERFORMANCE $IMPACT-X^{TM}$ PAL® CIRCUITS

SRPS008A - 03336, OCTOBER 1989 - REVISED MARCH 1992

power-up reset (see Figure 2)

Following power up, all registers are reset to zero. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the rise of V_{CC} be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.



[†] This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.

[‡] This is the setup time for input or feedback.

Figure 2. Power-Up Reset Waveforms

fmax SPECIFICATIONS

fmax without feedback, see Figure 3

In this mode, data is presented at the input to the flip-flop and clocked through to the Q output with no feedback. Under this condition, the clock period is limited by the sum of the data setup time and the data hold time $(t_{su} + t_h)$. However, the minimum f_{max} is determined by the minimum clock period (t_w) high + t_w low).

Thus, f_{max} without feedback = $\frac{1}{(t_{w}high + t_{w}low)}$ or $\frac{1}{(t_{su} + t_{h})}$.




Figure 3. fmax Without Feedback

fmax with internal feedback, see Figure 4

This configuration is most popular in counters and on-chip state-machine designs. The flip-flop inputs are defined by the device inputs and flip-flop outputs. Under this condition, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic array to the inputs of the next flip-flop.

Thus, fmax with internal feedback =
$$\frac{1}{(t_{SU} + t_{Dd} CLK - to - FB)}$$

Where tpd CLK-to-FB is the deduced value of the delay from CLK to the input of the logic array.




Figure 4. f_{max} With Internal Feedback

SRPS008A - D3336, OCTOBER 1989 - REVISED MARCH 1992

fmax SPECIFICATIONS

f_{max} with external feedback, see Figure 5

This configuration is a typical state-machine design with feedback signals sent off-chip. This external feedback could go back to the device inputs or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input setup time for the external signals $(t_{su} + t_{pd} CLK-to-Q)$.

Thus, fmax with external feedback = $\frac{1}{(t_{SU} + t_{pd} CLK - to - Q)}$.





Figure 5. fmax With External Feedback

PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance and is 50 pF for tpd and ten, 5 pF for tdis.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR \leq 1 MHz, t_{f} = $t_{f} \leq$ 2 ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
- E. Equivalent loads may be used for testing.

Figure 6. Load Circuit and Voltage Waveforms



TIBPAL20L8-10C, TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C HIGH-PERFORMANCE $IMPACT-X^{TM}$ $PAL^{\textcircled{10}}$ CIRCUITS

SRPS008A - D3336, OCTOBER 1989 - REVISED MARCH 1992





75

50

TA - Free-Air Temperature - °C

Figure 9

٥

0

100

300

CL - Load Capacitance - pF

Figure 10


400


500

600

SRPS008A - D3336, OCTOBER 1989 - REVISED MARCH 1992

TYPICAL CHARACTERISTICS





[†]Outputs switching in the same direction (tpLH compared to tpLH/tpHL to tpHL)

