EE102 INTRODUCTION TO DIGITAL CICUIT DESIGN TERM PROJECT FINAL REPORT



MOTION PAINTER

İKRANUR YILMAZ 22003768 EE102-04 İkranur Yılmaz 22003768 EE102-04 ABSTRACT

This project introduces a real-time movement visualization system utilizing the Basys3 development board interfaced with the OV7670 camera module and a wand-like device equipped with an RGB LED. The system captures user gestures in real-time and translates them into dynamic visual patterns through precise colour detection and adjustable thresholds. The integration of an effective reset mechanism ensures system reliability. The project highlights the potential of FPGA-based technologies in facilitating real-time interactive experiences and provides a versatile platform for creative expression.

MOTION PAINTER

INTRODUCTION

The objective of this project is to design and implement an innovative movement visualization system that transforms user gestures into captivating real-time visualizations. Utilizing a camera module interfaced with a Basys3 development board, the system captures user gestures made with a wand equipped with an RGB LED. The RGB data from the camera feed is analyzed to identify and respond to pixels with selected colour values exceeding a predefined threshold, creating dynamic visual patterns based on user movements.

DESIGN METHODOLOGY

COMPONENTS:

Camera Module: Captures live video feed of user gestures. The OV7670 camera module will be configured to capture RGB data. The camera interface will be established with the Basys3 board to stream video data for processing.

Basys3: The Basys3 board will handle real-time data processing, utilizing its FPGA capabilities. VHDL code will be developed to process the RGB data and identify pixels based on the selected colour threshold.

Wand: The wand will be equipped with an RGB LED, capable of changing colors based on user input. User movements with the wand will be captured by the camera and processed in real-time.

VGA Display: The processed visual data will be transmitted to a VGA display module. The display will render dynamic visual patterns reflecting the user's gestures.

User Input Controls: switches for users to set the desired color, threshold, and negative threshold values. These inputs dynamically affect the data processing logic on the Basys3 board.

INITIALIZATION:

Firstly, VGA display was initialized. According to VGA Timing Stardards for 640x480 resolution, relevant v_sync -represents the vertinal line- and h_sync -represents the horizontal line-signals were initilized and clock with with 25.175 MHz was connected.



Figure 1 VGA Timing Standard for 640x480

Combined with RGB data, it was ready to display any image. In progress demo, the ability to draw on the Basys3 board using the VGA display and selected pixels was demonstrated.




Figure 2 Progress Demo Photo Capture

Secondly, the OV7670 camera module was initialized. The camera module has $18~\mathrm{pins}$ in total. These are:

- Vdd(3v3)
- GND
- SIOC/SIOD pins (they are SCL and SDA in VHDL code)
- VSYNC
- HREF
- PCLK
- XCLK
- 8 data pins
- RESET
- PWDN (active low)

OV7670/OV7171 Pin Diagram (Top View)



Figure 3 OV7670 Pin Diagram

The VGA cannot read the RGB data coming from the camera module directly mostly because their clock frequencies are different. To solve this problem, the dual port memory in Basys 3 -it is called frameram- was used. However, there was not enough space in Basys 3 to store all of the data coming from camera module. My solution was to drop one horizontal line of data and store the other one for each 2 horizontal lines of RGB data. With this, the dual port memory was able to store RGB data (9 bits) of 320x480 pixels and there was a little bit of space left. The RGB data storage was completed according to RGB565 Timing Diagram. Basically, it sends 2 bytes of data for each pixel. It stores the most significant 3 bits of each colour data for each pixel. For 'R', first byte's 7, 6 and 5th bits; for 'G, first byte's 2, 1 and 0th bits and for 'B, second byte's 4, 3 and 2th bits are stored in framebuffer (for each pixel). Since one of two lines of pixel data was deleted due to lack of memory, VGA will display each line twice to fill the screen.

RGB 565 Output Timing Diagram




Figure 4 RGB 565 Timing Diagram

SIOC and SIOD pins(SDA and SCL in the code) are used for I^2C communication with the camera for setting it up. The Basys3 development board interfaces with the OV7670 camera module using the I^2C protocol to facilitate communication. This involves initializing the I^2C bus by generating a clock signal and managing start and stop conditions. The Basys3 sends the 7-bit address of the OV7670 with a write bit to configure the camera's internal registers. Data transmission occurs in 8-bit packets, with acknowledgments ensuring successful communication. Using this protocol is essential for real-time image processing and visualization since the default values for addresses in the OV7670 module are not suitable for my use and some of them need adjustment. After all of the connections were done, the camera and VGA was ready to display any real-time footage.



Figure 5 I2C schematic

İkranur Yılmaz 22003768



Figure 6 Before I2C



Figure 7 After I2C

After connecting the VGA and the camera module, it was time to create the painting system. To do this, another dual port memory is needed but this time it will only store one bit for each pixel. There is enough space left in Basys 3 to do this. After instantiating this new dual port memory called paintram, it is time to create "paint machine". It is module that has 6 inputs: a clock, colour (user selects it manually), positive threshold (user selects it manually), negative threshold (user selects it manually), reset (user selects it manually) and the RGB data; and 2 outputs, wrepaint and dataforpaint. Here, colour, positive threshold, negative threshold and reset were connected to Basys 3 switches and buttons and RGB data was the same data going to frameram. This module examines each pixel for if the selected colour data is above the positive threshold and the other two colour data are below the negative threshold. If that is the case, the relevant address in paintram will be set to 1, otherwise it remains 0. Using a logical OR Gate, when paintram is high that pixel is overridden by white until resetted.




Figure 8 RTL Schematic of Painting System

İkranur Yılmaz 22003768 EE102-04

When the reset input is '1', the outputs wrepaint and dataforpaint are set to "1" and "0" respectively. The reset condition takes precedence over other logical conditions within the process block. This means that as soon as the reset signal is detected, the outputs are set to their reset values regardless of the current state or input values. Basically, it deletes all of the paintings on the screen if reset is kept being pressed for less than a second. All of these inputs mechanism ensures that the painting process can be controlled.




Figure 9 RTL Schematic of the whole system



Figure 10 Painting on the screen

Last step was to design the wand. A simple circuit on a Elder Wand was constructed. A battery, a RGB led, 3 resistors, a button, a 4 pin dip switch and bunch of cables was enough to do so.

İkranur Yılmaz 22003768



Figure 11 The Wand

Here are different colour displays on the wand:



Figure 12 RGB Red on the wand



Figure 13 RGB Green on the wand

İkranur Yılmaz 22003768 EE102-04



Figure 14 RGB Blue on the wand

RESULTS

The implementation of the movement visualization system on the Basys3, interfaced with the OV7670 camera module met expectations. The system successfully captures user gestures in real-time using the OV7670 camera module. The Basys 3 processes the captured data efficiently, leveraging its FPGA capabilities to handle parallel data processing. This allows for smooth and immediate translation of user movements into visual patterns. By analysing the RGB data from the camera feed, the system identifies pixels based on user-defined colour, threshold, and negative threshold values. This flexible threshold mechanism enables the creation of dynamic and expressive visual patterns. Users can easily adjust these values to change the visual output, enhancing the interactivity and customization of the system.

The system demonstrates accurate detection and differentiation of colours based on the specified thresholds. For instance, when the colour input is set to red, the system correctly identifies pixels where the red component exceeds the threshold and both green and blue components are below the negative threshold. Similar accuracy is observed for green and blue colour settings, ensuring precise control over the visualizations. This leads that if colour selection is red, then when the led on the wand set to blue, it won't paint the screen.



Figure 15 An attempt to paint 1

İkranur Yılmaz 22003768 EE102-04

In Figure 12, the colour input was set to blue and RGB led on the wand was set to red. As it can be seen, there was no painting on the screen as expected.




Figure 16 An attempt to paint 2

In figure 13, the colour input was set to red and the RGB led on the wand also set to red. As it can be seen, it painted the screen as expected.

Also, the reset functionality is effectively integrated, allowing the system to be initialized to a known state. This is crucial for reliable operation, especially during power-up or after encountering errors. When the reset signal is asserted, the outputs wrepaint and dataforpaint are set to "1" and "0" respectively, preparing the system for subsequent operations.


Overall, the project successfully captures user gestures in real-time and translates them into dynamic visual patterns. Through precise colour detection and adjustable thresholds, users can customize their visualizations with ease, enhancing system interactivity. The integration of an effective reset mechanism ensures the system's reliability and prepares it for subsequent operations. So, the system provides a versatile platform for creative expression, underscoring the potential of FPGA-based technologies in real-time interactive experiences.

Appendix A. Full RTL Schematic




Appendix B. Used Ips


Paintram (dual port memory)



Frameram (dual port memory)



Clocking Wizard



Appendix C. VHDL Code

camera.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity camera is
  Port (
      pclk: in STD LOGIC;
      vsync: in std logic;
      href: in std logic;
      data: in STD LOGIC VECTOR (7 downto 0);
      addr: out STD LOGIC VECTOR (17 downto 0);
      writeenable : out std logic vector(0 downto 0);
      dataforbuffer : out std_logic_vector(8 downto 0)
      );
end camera;
architecture Behavioral of camera is
signal counter, drop: std logic:='0';
signal R,G,B: std logic vector (2 downto 0):= (others=>'0');
signal address : integer :=0;
signal check, rgb_ready : std_logic:='0';
begin
  addr<= std logic vector(to unsigned(address, addr'length));
  process (pclk)
  begin
    if rising_edge(pclk) then
       writeenable<="0";
       check<=href;
       if(vsync='1') then
         address<=0;
         drop<='0';
       end if;
       if((check='0') and (href='1')) then
         drop<= not drop;</pre>
       end if;
```

```
if ((href='1') and (drop='0')) then
          counter<=not counter;
          if counter='0' then
             R(0) \le data(5);
             R(1) \leq data(6);
             R(2) \le data(7);
             G(0) \le data(0);
             G(1) \le data(1);
             G(2) \leq data(2);
          else
             B(0) \le data(2);
             B(1) \le data(3);
             B(2) \le data(4);
             rgb ready<='1';
          end if;
       end if;
       if rgb ready='1' then
          dataforbuffer ( 2 downto 0)\leq= R;
          dataforbuffer ( 5 downto 3)\leq= G;
          dataforbuffer (8 downto 6)<= B;
          writeenable<="1";
          rgb ready<='0';
          address<=address+1;
       end if;
     end if;
  end process;
end Behavioral;
```

vga.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
```

```
entity vga is
  Port (clk new: in STD LOGIC;
      addr: out STD_LOGIC_VECTOR (17 downto 0);
      data in: in std logic vector(8 downto 0);
      vgaRed: out std logic vector(3 downto 0);
      vgaBlue: out std logic vector(3 downto 0);
      vgaGreen: out std logic vector(3 downto 0);
      vertical sync : out STD LOGIC;
      horizontal sync : out STD LOGIC);
end vga;
architecture Behavioral of vga is
signal s horizontal: STD LOGIC:='0';
signal s vertical: STD LOGIC:='0';
signal counterHorizontal: unsigned (31 downto 0):= (others=>'0');
signal counterVertical: unsigned (31 downto 0):= (others=>'0');
signal addresscounter: integer:=0;
signal repaint : std logic:='0';
begin
vertical sync<=s vertical;
horizontal sync<=s horizontal;
addr<= std logic vector(to unsigned(addresscounter, addr'length));
     process(clk new)
     begin
     if rising edge(clk new) then
       counterHorizontal<=counterHorizontal+1;
       s horizontal<='1';
       if counterHorizontal>656 and counterHorizontal<752+1 then
         s horizontal<='0';
       end if;
       if counterHorizontal=800-1 then
         counterHorizontal<=(others=>'0');
         counterVertical<=counterVertical+1;</pre>
         repaint <= not repaint;
         if ((repaint = '0') and (addresscounter>=640)) then
            addresscounter<=addresscounter-642;
         end if;
       end if;
       s vertical<='1';
       if counterVertical>490 and counterVertical<492+1 then
         s vertical<='0';
       end if:
       if counterVertical=525 then
       counterVertical<=(others=>'0');
       addresscounter <= 0;
```

architecture Behavioral of painter is

);

end painter;

data_in: in std_logic_vector(8 downto 0); dataforpaint: out std_logic_vector(0 downto 0); wrepaint: out std_logic_vector(0 downto 0)

```
İkranur Yılmaz
22003768
EE102-04
       begin
       process(clk)
       begin
          if rising edge(clk) then
          wrepaint<="0";
            if colour="001" then --RED
               if (unsigned(data in(2 downto 0)) >= unsigned(threshold) and unsigned(data in(5
downto 3) <= unsigned(negthreshold) and unsigned(data in(8 downto 6)) <= unsigned(negthreshold))
then
                 wrepaint<="1";
                 dataforpaint<="1";
               end if;
            end if;
            if colour="010" then --GREEN
               if (unsigned(data in(5 downto 3)) >= unsigned(threshold) and unsigned(data in(2
downto 0))<=unsigned(negthreshold) and unsigned(data in(8 downto 6))<=unsigned(negthreshold)
)then
                 wrepaint<="1";
                 dataforpaint<="1";</pre>
               end if;
            end if;
            if colour="100" then --BLUE
               if (unsigned(data in(8 downto 6)) >= unsigned(threshold) and unsigned(data in(5
downto 3))<=unsigned(negthreshold) and unsigned(data in(2 downto 0))<=unsigned(negthreshold)
)then
                 wrepaint<="1";
                 dataforpaint<="1";
               end if;
            end if;
            if reset='1' then
               wrepaint<="1";
               dataforpaint<="0";
            end if;
          end if;
       end process;
       end Behavioral;
```

FOLLOWING CODE WAS FOUND FROM INTERNET

send config.vhd -- Company: -- Engineer: -- Create Date: 03.05.2024 16:46:24 -- Design Name: -- Module Name: send config - Behavioral -- Project Name: -- Target Devices: -- Tool Versions: -- Description: -- Dependencies: -- Revision: -- Revision 0.01 - File Created -- Additional Comments: library IEEE; use IEEE.STD_LOGIC_1164.ALL; -- Uncomment the following library declaration if using -- arithmetic functions with Signed or Unsigned values use IEEE.NUMERIC_STD.ALL; -- Uncomment the following library declaration if instantiating -- any Xilinx leaf cells in this code. --library UNISIM; --use UNISIM.VComponents.all; entity send config is Port (clk : in STD_LOGIC; reset: in STD LOGIC; scl: inout STD LOGIC; sda: inout STD LOGIC); end send config; architecture Behavioral of send config is component i2c_master is GENERIC(

```
input clk: INTEGER := 24 000 000; --input clock speed from user logic in Hz
              bus clk: INTEGER := 100 000 --speed the i2c bus (scl) will run at in Hz
            );
            PORT(
              clk
                     : IN STD LOGIC;
                                                    --system clock
              reset n: IN STD LOGIC;
                                                      --active low reset
                     : IN STD LOGIC;
                                                     --latch in command
                            STD_LOGIC_VECTOR(6 DOWNTO 0); --address of target slave
                     : IN
              addr
                     : IN
                            STD LOGIC;
                                                     --'0' is write, '1' is read
              rw
              data wr : IN STD LOGIC VECTOR(7 DOWNTO 0); --data to write to slave
              busy : OUT STD_LOGIC;
                                                       --indicates transaction in progress
              data rd : OUT STD LOGIC VECTOR(7 DOWNTO 0); --data read from slave
              ack error: BUFFER STD LOGIC;
                                                           --flag if improper acknowledge from
slave
              sda
                     : INOUT STD LOGIC;
                                                       --serial data output of i2c bus
                    : INOUT STD LOGIC
              scl
                                                       --serial clock output of i2c bus
            );
          end component;
          signal i2c ena,i2c rw,i2c busy, busy prev : STD LOGIC :='0';
          signal i2c addr: STD LOGIC VECTOR(6 downto 0) := (others=>'0');
          signal i2c data wr: STD LOGIC VECTOR(7 downto 0):=(others=>'0');
          signal busy_cnt,delay_ctr : integer := 0;
          signal reset sync,reset sync2 : STD LOGIC := '0';
          signal slave addr: STD LOGIC VECTOR(6 downto 0) := "0100001";
       begin
         i2c module: i2c master
          port map(
            clk => clk,
            reset n \Rightarrow reset sync2,
            ena \Rightarrow i2c ena,
            addr => i2c addr,
            rw => i2c rw,
            data wr => i2c data wr,
            busy =>i2c busy,
            sda => sda,
            scl => scl
          );
          process(clk)
         begin
            if rising_edge(clk) then
              i2c rw<='0';i2c addr <= slave addr;
              if reset='1' then
                delay ctr <= delay ctr+1;
                if delay ctr = 10 000 000 then
                   delay_ctr<=0;</pre>
                   reset sync<='1';
                   reset sync2<='1';
                end if;
              else
                delay ctr \le 0;
```

```
İkranur Yılmaz
22003768
EE102-04
                  reset sync<='0';
                  reset sync2<='0';
               end if;
               busy prev <= i2c busy;
                                                    --capture the value of the previous i2c busy
signal
               if reset sync='1' then
                  IF(busy_prev = '0' AND i2c_busy = '1') THEN --i2c busy just went high
                    busy cnt \leq busy cnt + 1; --counts the times busy has gone from low
to high during transaction
                  END IF;
                                         CASE busy cnt IS
                                                 WHEN 0 \Rightarrow i2c ena \leq '1'; i2c data wr \leq x''00'';
                                                 WHEN 1 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                         if delay ctr = 1 000 000 then
                                                                  busy cnt <= busy cnt+1;
                                                                  delay ctr \le 0;
                                                         end if:
                                                 WHEN 2 => i2c ena <= '1'; i2c data wr <= x"12";
                                                 WHEN 3 = i2c ena <= '1'; i2c data wr <= x"80";
                                                 WHEN 4 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                         if delay ctr = 7 500 000 then
                                                                 busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                         end if;
                                                 WHEN 5 \Rightarrow i2c ena \leq '1'; i2c data wr \leq x''11'';
                                                 WHEN 6 = i2c ena <= '1'; i2c data wr <= x''02'';
                                                 WHEN 7 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay_ctr+1;
                                                         if delay ctr = 250 000 then
                                                                  busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                         end if;
                                                 WHEN 8 = 2c ena = 1'; i2c data wr = x''3A'';
                                                 WHEN 9 = i2c ena <= '1'; i2c data wr <= x''04'';
                                                 WHEN 10 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay_ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                         end if;
                                                 WHEN 11 => i2c ena <= '1'; i2c data wr <= x"12";
                                                 WHEN 12 = i2c ena <= '1'; i2c data wr <= x''00'';
                                                 WHEN 13 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay_ctr+1;
```

if delay ctr = 250 000 then

```
busy cnt <= busy_cnt+1;</pre>
delay ctr<=0;
                                                         end if;
                                                 WHEN 14 \Rightarrow i2c ena \leq '1'; i2c data wr \leq x''17'';
                                                 WHEN 15 =>i2c ena <= '1'; i2c data wr <= x"13";
                                                 WHEN 16 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay ctr<=0;
                                                         end if:
                                                 WHEN 17 => i2c ena <= '1'; i2c_data_wr <= x"18";
                                                 WHEN 18 = i2c ena <= '1'; i2c data wr <= x''01'';
                                                 WHEN 19 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                         end if:
                                                 WHEN 20 \Rightarrow i2c ena \leq '1'; i2c data wr \leq x''32'';
                                                 WHEN 21 =>i2c ena <= '1'; i2c data wr <= x"B6";
                                                 WHEN 22 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                         end if:
                                                 WHEN 23 => i2c ena <= '1'; i2c data wr <= x"19";
                                                 WHEN 24 = i2c ena <= '1'; i2c data wr <= x''02'';
                                                 WHEN 25 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                         end if;
                                                 WHEN 26 \Rightarrow i2c ena \leq '1'; i2c data wr \leq x''1A'';
                                                 WHEN 27 = i2c ena <= '1'; i2c data wr <= x"7A";
                                                 WHEN 28 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                         end if;
                                                 WHEN 29 => i2c ena <= '1'; i2c data wr <= x''03'';
                                                 WHEN 30 = i2c ena <= '1'; i2c data wr <= x''0A'';
                                                 WHEN 31 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay ctr \le 0;
```

```
end if;
                                                 WHEN 32 = 200 ena = 11; 120 data 120 wr = 120 120
                                                 WHEN 33 =>i2c ena <= '1'; i2c data wr <= x"00";
                                                 WHEN 34 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay_ctr<=0;</pre>
                                                         end if;
                                                 WHEN 35 = 2c ena = 1'; i2c data vr = x''3E'';
                                                 WHEN 36 = i2c ena <= '1'; i2c data wr <= x''00'';
                                                 WHEN 37 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                         end if;
                                                 WHEN 38 = 2c ena = 1'; i2c data vr = x''70'';
                                                 WHEN 39 = i2c ena <= '1'; i2c data wr <= x"3A";
                                                 WHEN 40 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                         end if;
                                                 WHEN 41 => i2c ena <= '1'; i2c data wr <= x"71";
                                                 WHEN 42 = i2c ena <= '1'; i2c data wr <= x"35";
                                                 WHEN 43 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay_ctr<=0;
                                                         end if;
                                                 WHEN 44 => i2c ena <= '1'; i2c data wr <= x"72";
                                                 WHEN 45 =>i2c ena <= '1'; i2c data wr <= x"11";
                                                 WHEN 46 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay_ctr<=0;
                                                         end if;
                                                 WHEN 47 => i2c ena <= '1'; i2c data wr <= x"73";
                                                 WHEN 48 = i2c ena <= '1'; i2c data wr <= x"F0";
                                                 WHEN 49 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay_ctr<=0;
                                                 WHEN 50 \Rightarrow i2c ena \leq '1'; i2c data wr \leq x''A2'';
```

```
WHEN 51 = i2c_{ena} < '1'; i2c_{data} wr < x''02'';
                                                WHEN 52 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay_ctr+1;
                                                        if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 53 => i2c ena <= '1'; i2c data wr <= x"15";
                                                WHEN 54 =>i2c ena <= '1'; i2c data wr <= x"00";
                                                WHEN 55 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay_ctr+1;
                                                        if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 56 \Rightarrow i2c ena \leq '1'; i2c data wr \leq x''7a'';
                                                WHEN 57 = i2c ena <= '1'; i2c data wr <= x"20";
                                                WHEN 58 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 59 = i2c ena <= '1'; i2c data wr <= x"7b";
                                                WHEN 60 = 2c ena = 1'; i2c data vr = x''10'';
                                                WHEN 61 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 62 = 2c ena = 11; i2c data vr = x''7c'';
                                                WHEN 63 = i2c ena <= '1'; i2c data wr <= x"1e";
                                                WHEN 64 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if:
                                                WHEN 65 = 2c ena = 1'; i2c data vr = x''7d'';
                                                WHEN 66 = i2c ena <= '1'; i2c data wr <= x''35'';
                                                WHEN 67 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if:
                                                WHEN 68 = 2c ena = 11; i2c data vr = x"7e;
                                                WHEN 69 = i2c ena <= '1'; i2c data wr <= x"5a";
```

```
WHEN 70 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy_cnt <= busy_cnt+1;</pre>
delay ctr \le 0;
                                                         end if;
                                                 WHEN 71 => i2c ena <= '1'; i2c data wr <= x''7f'';
                                                 WHEN 72 =>i2c ena <= '1'; i2c data wr <= x"69";
                                                 WHEN 73 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy_cnt <= busy_cnt+1;
delay ctr \le 0;
                                                         end if:
                                                 WHEN 74 => i2c ena <= '1'; i2c data wr <= x"80";
                                                 WHEN 75 =>i2c ena <= '1'; i2c data wr <= x"76";
                                                 WHEN 76 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                         end if;
                                                 WHEN 77 => i2c ena <= '1'; i2c data wr <= x"81";
                                                 WHEN 78 = 2c ena = 1'; i2c data vr = x''80'';
                                                 WHEN 79 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                         if delay_ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                         end if;
                                                 WHEN 80 \Rightarrow i2c ena \leq '1'; i2c data wr \leq x''82'';
                                                 WHEN 81 = i2c ena <= '1'; i2c data wr <= x''88'';
                                                 WHEN 82 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                         end if;
                                                 WHEN 83 = 2c ena = 1'; i2c data vr = x''83'';
                                                 WHEN 84 =>i2c ena <= '1'; i2c data wr <= x"8f";
                                                 WHEN 85 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                         if delay ctr = 250 000 then
                                                                 busy_cnt <= busy_cnt+1;
delay ctr \le 0;
                                                         end if;
                                                 WHEN 86 \Rightarrow i2c ena \leq '1'; i2c data wr \leq x''84'';
                                                 WHEN 87 = i2c ena <= '1'; i2c data wr <= x''96'';
                                                 WHEN 88 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
```

```
busy cnt <= busy cnt+1;
delay_ctr<=0;</pre>
                                                        end if;
                                                WHEN 89 \Rightarrow i2c ena \leq '1'; i2c data wr \leq x''85'';
                                                WHEN 90 = i2c ena <= '1'; i2c data wr <= x''a3'';
                                                WHEN 91 => i2c ena <= '0'; delay ctr <=
delay_ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay_ctr<=0;</pre>
                                                        end if;
                                                WHEN 92 \Rightarrow i2c ena \leq '1'; i2c data wr \leq x"86";
                                                WHEN 93 =>i2c ena <= '1'; i2c data wr <= x"af";
                                                WHEN 94 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 95 => i2c ena <= '1'; i2c data wr <= x"87";
                                                WHEN 96 = 2c ena = 1'; i2c data vr = x''c4'';
                                                WHEN 97 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 98 \Rightarrow i2c ena \leq '1'; i2c data wr \leq x"88";
                                                WHEN 99 =>i2c ena <= '1'; i2c data wr <= x"d7";
                                                WHEN 100 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay_ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 101 => i2c ena <= '1'; i2c data wr <=
x"89";
                                                WHEN 102 = i2c ena <= '1'; i2c data wr <= x"e8";
                                                WHEN 103 => i2c_ena <= '0'; delay_ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 104 => i2c ena <= '1'; i2c data wr <=
x"13";
                                                WHEN 105 =>i2c ena <= '1'; i2c data wr <=
x"E0";
```

if delay ctr = 250 000 then

```
WHEN 106 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                                WHEN 107 => i2c ena <= '1'; i2c data wr <=
x"00";
                                                WHEN 108 =>i2c ena <= '1'; i2c data wr <=
x"00";
                                                WHEN 109 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay_ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if;
                                                WHEN 110 => i2c ena <= '1'; i2c data wr <=
x"10":
                                                WHEN 111 = i2c ena <= '1'; i2c data wr <= x''00'';
                                                WHEN 112 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay_ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                                WHEN 113 => i2c ena <= '1'; i2c data wr <=
x"0d";
                                                WHEN 114 = i2c ena <= '1'; i2c data wr <= x''40'';
                                                WHEN 115 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy_cnt <= busy_cnt+1;</pre>
delay ctr<=0;
                                                       end if;
                                                WHEN 116 => i2c ena <= '1'; i2c data wr <=
x"14";
                                                WHEN 117 = 2c ena 117 = 2c ena 117 = 2c data wr 117 = 2c
                                                WHEN 118 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                                WHEN 119 => i2c ena <= '1'; i2c data wr <=
x"a5";
                                                WHEN 120 =>i2c ena <= '1'; i2c data wr <=
x"05";
                                                WHEN 121 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
```

```
busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if:
                                                WHEN 122 => i2c ena <= '1'; i2c data wr <=
x"ab";
                                                WHEN 123 =>i2c ena <= '1'; i2c data wr <=
x"07";
                                                WHEN 124 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy_cnt <= busy_cnt+1;</pre>
delay_ctr<=0;
                                                        end if;
                                                WHEN 125 => i2c ena <= '1'; i2c data wr <=
x"24";
                                                WHEN 126 =>i2c ena <= '1'; i2c data wr <=
x"95";
                                                WHEN 127 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 128 => i2c ena <= '1'; i2c data wr <=
x"25";
                                                WHEN 129 =>i2c ena <= '1'; i2c data wr <=
x"33";
                                                WHEN 130 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay_ctr<=0;</pre>
                                                        end if;
                                                WHEN 131 => i2c ena <= '1'; i2c data wr <=
x"26";
                                                WHEN 132 =>i2c ena <= '1'; i2c data wr <=
x"E3";
                                                WHEN 133 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay_ctr = 250_000 then
                                                                busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 134 => i2c ena <= '1'; i2c data wr <=
x"9f";
                                                WHEN 135 =>i2c ena <= '1'; i2c data wr <=
x"78";
                                                WHEN 136 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
```

```
busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if:
                                               WHEN 137 => i2c ena <= '1'; i2c data wr <=
x"a0";
                                               WHEN 138 =>i2c ena <= '1'; i2c data wr <=
x"68";
                                               WHEN 139 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy_cnt <= busy_cnt+1;</pre>
delay_ctr<=0;
                                                       end if;
                                               WHEN 140 => i2c ena <= '1'; i2c data wr <=
x"a1";
                                               WHEN 141 =>i2c ena <= '1'; i2c data wr <=
x"03";
                                               WHEN 142 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                               WHEN 143 => i2c ena <= '1'; i2c data wr <=
x"a6";
                                               WHEN 144 =>i2c ena <= '1'; i2c data wr <=
x"d8";
                                               WHEN 145 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay_ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay_ctr<=0;</pre>
                                                       end if;
                                               WHEN 146 => i2c ena <= '1'; i2c data wr <=
x"a7";
                                               WHEN 147 =>i2c ena <= '1'; i2c data wr <=
x"d8";
                                               WHEN 148 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay_ctr = 250_000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                               WHEN 149 => i2c ena <= '1'; i2c data wr <=
x"a8";
                                               WHEN 150 = 2c ena = 1'; i2c data vr = x''f0'';
                                               WHEN 151 => i2c_ena <= '0'; delay ctr <=
delay_ctr+1;
                                                       if delay ctr = 250 000 then
```

```
busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if:
                                                WHEN 152 => i2c ena <= '1'; i2c data wr <=
x"a9";
                                                WHEN 153 =>i2c ena <= '1'; i2c data wr <=
x"90";
                                                WHEN 154 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy_cnt <= busy_cnt+1;</pre>
delay_ctr<=0;
                                                       end if;
                                                WHEN 155 => i2c ena <= '1'; i2c data wr <=
x"aa";
                                                WHEN 156 =>i2c ena <= '1'; i2c data wr <=
x"94";
                                                WHEN 157 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                                WHEN 158 => i2c ena <= '1'; i2c data wr <=
x"13";
                                                WHEN 159 = i2c ena <= '1'; i2c data wr <= x''e5'';
                                                WHEN 160 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                                WHEN 161 => i2c ena <= '1'; i2c data wr <=
x"0e";
                                                WHEN 162 =>i2c ena <= '1'; i2c data wr <=
x''61'';
                                                WHEN 163 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy_cnt <= busy_cnt+1;</pre>
delay ctr \le 0;
                                                       end if:
                                                WHEN 164 => i2c ena <= '1'; i2c data wr <=
x"0f";
                                                WHEN 165 =>i2c ena <= '1'; i2c data wr <=
x"4b";
                                                WHEN 166 => i2c ena <= '0'; delay ctr <=
delay_ctr+1;
                                                       if delay ctr = 250 000 then
```

```
busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if:
                                                WHEN 167 => i2c ena <= '1'; i2c data wr <=
x"16";
                                                WHEN 168 =>i2c ena <= '1'; i2c data wr <=
x"02";
                                                WHEN 169 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy_cnt <= busy_cnt+1;</pre>
delay_ctr<=0;
                                                        end if;
                                                WHEN 170 => i2c ena <= '1'; i2c data wr <=
x"1e";
                                                WHEN 171 =>i2c ena <= '1'; i2c data wr <=
x"27";
                                                WHEN 172 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 173 => i2c ena <= '1'; i2c data wr <=
x"21";
                                                WHEN 174 =>i2c ena <= '1'; i2c data wr <=
x"02";
                                                WHEN 175 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay_ctr<=0;</pre>
                                                        end if;
                                                WHEN 176 => i2c ena <= '1'; i2c data wr <=
x"22";
                                                WHEN 177 =>i2c ena <= '1'; i2c data wr <=
x"91";
                                                WHEN 178 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay_ctr = 250_000 then
                                                                busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 179 => i2c ena <= '1'; i2c data wr <=
x"29";
                                                WHEN 180 =>i2c ena <= '1'; i2c data wr <=
x"07";
                                                WHEN 181 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
```

```
busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if:
                                               WHEN 182 => i2c ena <= '1'; i2c data wr <=
x"33";
                                               WHEN 183 =>i2c ena <= '1'; i2c data wr <=
x"0b";
                                               WHEN 184 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy_cnt <= busy_cnt+1;</pre>
delay_ctr<=0;
                                                       end if;
                                               WHEN 185 => i2c ena <= '1'; i2c data wr <=
x"35";
                                               WHEN 186 =>i2c ena <= '1'; i2c data wr <=
x"0b";
                                               WHEN 187 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                               WHEN 188 => i2c ena <= '1'; i2c data wr <=
x"37";
                                               WHEN 189 =>i2c ena <= '1'; i2c data wr <=
x"1d";
                                               WHEN 190 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay_ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay_ctr<=0;</pre>
                                                       end if;
                                               WHEN 191 => i2c ena <= '1'; i2c data wr <=
x"38";
                                               WHEN 192 =>i2c ena <= '1'; i2c data wr <=
x"71";
                                               WHEN 193 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay_ctr = 250_000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                               WHEN 194 => i2c ena <= '1'; i2c data wr <=
x"39";
                                               WHEN 195 = 2c ena 12c ena 12c data wr 12c wr 12c
                                               WHEN 196 => i2c ena <= '0'; delay ctr <=
delay_ctr+1;
                                                       if delay ctr = 250 000 then
```

```
busy cnt <= busy cnt+1;
delay ctr<=0;
                                                      end if:
                                               WHEN 197 => i2c ena <= '1'; i2c data wr <=
x"3c";
                                               WHEN 198 =>i2c ena <= '1'; i2c data wr <=
x"78";
                                               WHEN 199 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy_cnt <= busy_cnt+1;</pre>
delay_ctr<=0;
                                                      end if;
                                               WHEN 200 => i2c ena <= '1'; i2c data wr <=
x"4d";
                                               WHEN 201 =>i2c ena <= '1'; i2c data wr <=
x"40";
                                               WHEN 202 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                      end if;
                                               WHEN 203 => i2c ena <= '1'; i2c data wr <=
x"4e";
                                               WHEN 204 =>i2c ena <= '1'; i2c data wr <=
x"20";
                                               WHEN 205 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                      if delay_ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay_ctr<=0;</pre>
                                                      end if;
                                               WHEN 206 => i2c ena <= '1'; i2c data wr <=
x"69";
                                               WHEN 207 =>i2c ena <= '1'; i2c data wr <=
x"00";
                                               WHEN 208 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                      if delay_ctr = 250_000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                      end if;
                                               WHEN 209 => i2c ena <= '1'; i2c data wr <=
x"6b";
                                               WHEN 210 = 2c ena = 1'; i2c data vr = v''4a'';
                                               WHEN 211 => i2c_ena <= '0'; delay ctr <=
delay_ctr+1;
                                                      if delay ctr = 250 000 then
```

```
delay ctr<=0;
                                                       end if:
                                               WHEN 212 => i2c ena <= '1'; i2c data wr <=
x"74";
                                               WHEN 213 =>i2c ena <= '1'; i2c data wr <=
x"10";
                                               WHEN 214 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy_cnt <= busy_cnt+1;</pre>
delay_ctr<=0;
                                                       end if;
                                               WHEN 215 => i2c ena <= '1'; i2c data wr <=
x"8d";
                                               WHEN 216 = i2c ena <= '1'; i2c data wr <= x''4f'';
                                               WHEN 217 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                               WHEN 218 => i2c ena <= '1'; i2c data wr <=
x"8e";
                                               WHEN 219 =>i2c ena <= '1'; i2c data wr <=
x"00":
                                               WHEN 220 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                               WHEN 221 => i2c ena <= '1'; i2c data wr <=
x"8f";
                                               WHEN 222 =>i2c ena <= '1'; i2c data wr <=
x"00";
                                               WHEN 223 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                              busy_cnt <= busy_cnt+1;</pre>
delay ctr \le 0;
                                                       end if:
                                               WHEN 224 => i2c ena <= '1'; i2c data wr <=
x"90";
                                               WHEN 225 =>i2c ena <= '1'; i2c data wr <=
x"00";
                                               WHEN 226 => i2c ena <= '0'; delay ctr <=
delay_ctr+1;
                                                       if delay ctr = 250 000 then
```

busy cnt <= busy cnt+1;

```
busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if:
                                               WHEN 227 => i2c ena <= '1'; i2c data wr <=
x"91";
                                               WHEN 228 =>i2c ena <= '1'; i2c data wr <=
x"00";
                                               WHEN 229 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy_cnt <= busy_cnt+1;</pre>
delay_ctr<=0;
                                                       end if;
                                               WHEN 230 => i2c ena <= '1'; i2c data wr <=
x"96";
                                               WHEN 231 =>i2c ena <= '1'; i2c data wr <=
x"00";
                                               WHEN 232 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                               WHEN 233 => i2c ena <= '1'; i2c data wr <=
x"9a";
                                               WHEN 234 =>i2c ena <= '1'; i2c data wr <=
x"00";
                                               WHEN 235 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay_ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay_ctr<=0;</pre>
                                                       end if;
                                               WHEN 236 => i2c ena <= '1'; i2c data wr <=
x"b0";
                                               WHEN 237 =>i2c ena <= '1'; i2c data wr <=
x"84";
                                               WHEN 238 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay_ctr = 250_000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                               WHEN 239 => i2c ena <= '1'; i2c data wr <=
x"b1";
                                               WHEN 240 = 2c ena <= 1'; i2c data wr <= x''0c'';
                                               WHEN 241 => i2c ena <= '0'; delay ctr <=
delay_ctr+1;
                                                       if delay ctr = 250 000 then
```

```
busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if:
                                               WHEN 242 => i2c ena <= '1'; i2c data wr <=
x"b2";
                                               WHEN 243 = i2c ena <= '1'; i2c data wr <= x"0e";
                                               WHEN 244 => i2c ena <= '0'; delay ctr <=
delay_ctr+1;
                                                       if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay_ctr<=0;</pre>
                                                       end if;
                                               WHEN 245 => i2c ena <= '1'; i2c data wr <=
x"b3";
                                               WHEN 246 =>i2c ena <= '1'; i2c data wr <=
x"82";
                                               WHEN 247 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                               WHEN 248 => i2c ena <= '1'; i2c data wr <=
x"b8";
                                               WHEN 249 = i2c ena <= '1'; i2c data wr <= x''0a'';
                                               WHEN 250 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                               WHEN 251 => i2c_ena <= '1'; i2c_data_wr <=
x"43";
                                               WHEN 252 = i2c ena <= '1'; i2c data wr <= x''0a'';
                                               WHEN 253 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if;
                                               WHEN 254 => i2c ena <= '1'; i2c data wr <=
x"44";
                                               WHEN 255 =>i2c ena <= '1'; i2c data wr <= x"f0";
                                               WHEN 256 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay_ctr<=0;
                                                       end if;
```

```
WHEN 257 => i2c ena <= '1'; i2c data wr <=
x"45";
                                              WHEN 258 =>i2c ena <= '1'; i2c data wr <=
x"34";
                                              WHEN 259 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy_cnt <= busy_cnt+1;</pre>
delay ctr<=0;
                                                      end if;
                                              WHEN 260 => i2c ena <= '1'; i2c data wr <=
x"46";
                                              WHEN 261 =>i2c ena <= '1'; i2c data wr <=
x"58";
                                              WHEN 262 => i2c ena <= '0'; delay ctr <=
delay_ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                      end if;
                                              WHEN 263 => i2c ena <= '1'; i2c data wr <=
x"47";
                                              WHEN 264 =>i2c ena <= '1'; i2c data wr <=
x"28";
                                              WHEN 265 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr<=0;
                                                      end if;
                                              WHEN 266 => i2c ena <= '1'; i2c data wr <=
x"48";
                                              WHEN 267 = 2c ena = 1'; i2c data vr = x''3a'';
                                              WHEN 268 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr<=0;
                                                      end if;
                                              WHEN 269 => i2c_ena <= '1'; i2c_data_wr <=
x"59";
                                              WHEN 270 =>i2c ena <= '1'; i2c data wr <=
x"88";
                                              WHEN 271 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay_ctr<=0;
                                                      end if;
```

```
WHEN 272 => i2c ena <= '1'; i2c data wr <=
x"5a";
                                              WHEN 273 =>i2c ena <= '1'; i2c data wr <=
x"88";
                                              WHEN 274 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy_cnt <= busy_cnt+1;</pre>
delay ctr<=0;
                                                      end if:
                                              WHEN 275 => i2c ena <= '1'; i2c data wr <=
x"5b";
                                              WHEN 276 =>i2c ena <= '1'; i2c data wr <=
x"44";
                                              WHEN 277 => i2c ena <= '0'; delay ctr <=
delay_ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                      end if;
                                              WHEN 278 => i2c ena <= '1'; i2c data wr <=
x"5c";
                                              WHEN 279 =>i2c ena <= '1'; i2c data wr <=
x"67";
                                              WHEN 280 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr<=0;
                                                      end if;
                                              WHEN 281 => i2c ena <= '1'; i2c data wr <=
x"5d";
                                              WHEN 282 =>i2c ena <= '1'; i2c data wr <=
x"49";
                                              WHEN 283 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr<=0;
                                                      end if;
                                              WHEN 284 => i2c ena <= '1'; i2c data wr <=
x"5e";
                                              WHEN 285 = i2c ena <= '1'; i2c data wr <= x"0e";
                                              WHEN 286 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay_ctr<=0;
                                                      end if;
```

```
WHEN 287 => i2c ena <= '1'; i2c data wr <=
x"6c";
                                               WHEN 288 = i2c ena <= '1'; i2c data wr <= x''0a'';
                                               WHEN 289 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                      end if;
                                               WHEN 290 => i2c ena <= '1'; i2c data wr <=
x"6d";
                                               WHEN 291 =>i2c ena <= '1'; i2c data wr <=
x"55";
                                               WHEN 292 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                      end if:
                                               WHEN 293 => i2c ena <= '1'; i2c data wr <=
x"6e";
                                               WHEN 294 = i2c ena <= '1'; i2c data wr <= x"11";
                                               WHEN 295 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                      end if;
                                               WHEN 296 => i2c ena <= '1'; i2c data wr <=
x"6f";
                                               WHEN 297 = i2c ena <= '1'; i2c data wr <= x''9f'';
                                               WHEN 298 => i2c_ena <= '0'; delay_ctr <=
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                      end if;
                                               WHEN 299 => i2c ena <= '1'; i2c data wr <=
x"6a";
                                               WHEN 300 =>i2c ena <= '1'; i2c data wr <=
x"40";
                                               WHEN 301 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr<=0;
                                                      end if:
                                               WHEN 302 => i2c ena <= '1'; i2c data wr <=
x"01";
```

```
WHEN 303 =>i2c_ena <= '1'; i2c_data wr <=
x"40";
                                                WHEN 304 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay_ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 305 => i2c ena <= '1'; i2c data wr <=
x"02";
                                                WHEN 306 =>i2c ena <= '1'; i2c data wr <=
x''60'';
                                                WHEN 307 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy_cnt <= busy_cnt+1;</pre>
delay ctr<=0;
                                                        end if:
                                                WHEN 308 => i2c ena <= '1'; i2c data wr <=
x"13";
                                                WHEN 309 = i2c ena <= '1'; i2c data wr <= x''e7'';
                                                WHEN 310 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if;
                                                WHEN 311 => i2c ena <= '1'; i2c data wr <=
x"4f";
                                                WHEN 312 =>i2c ena <= '1'; i2c data wr <=
x"80";
                                                WHEN 313 => i2c_ena <= '0'; delay_ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 314 => i2c ena <= '1'; i2c data wr <=
x"50";
                                                WHEN 315 =>i2c ena <= '1'; i2c data wr <=
x"80";
                                                WHEN 316 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if:
                                                WHEN 317 => i2c ena <= '1'; i2c data wr <=
x"51";
```

```
WHEN 318 =>i2c ena <= '1'; i2c data wr <=
x"00";
                                               WHEN 319 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if;
                                               WHEN 320 => i2c ena <= '1'; i2c data wr <=
x"52";
                                               WHEN 321 =>i2c ena <= '1'; i2c data wr <=
x"22";
                                               WHEN 322 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy_cnt <= busy_cnt+1;</pre>
delay ctr<=0;
                                                       end if:
                                               WHEN 323 => i2c ena <= '1'; i2c data wr <=
x"53";
                                               WHEN 324 = i2c ena <= '1'; i2c data wr <= x"5e";
                                               WHEN 325 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if:
                                               WHEN 326 => i2c ena <= '1'; i2c data wr <=
x"54";
                                               WHEN 327 =>i2c ena <= '1'; i2c data wr <=
x"80";
                                               WHEN 328 => i2c_ena <= '0'; delay_ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                               WHEN 329 => i2c ena <= '1'; i2c data wr <=
x"58";
                                               WHEN 330 = i2c ena <= '1'; i2c data wr <= x"9e";
                                               WHEN 331 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy_cnt <= busy_cnt+1;</pre>
delay ctr<=0;
                                                       end if;
                                               WHEN 332 => i2c ena <= '1'; i2c data wr <=
x"41";
                                               WHEN 333 =>i2c ena <= '1'; i2c data wr <=
x"08";
```

```
WHEN 334 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if;
                                               WHEN 335 => i2c ena <= '1'; i2c data wr <=
x"3f";
                                               WHEN 336 =>i2c ena <= '1'; i2c data wr <=
x"00";
                                               WHEN 337 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay_ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if;
                                               WHEN 338 => i2c ena <= '1'; i2c data wr <=
x"75";
                                               WHEN 339 =>i2c ena <= '1'; i2c data wr <=
x"05";
                                               WHEN 340 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if:
                                               WHEN 341 => i2c ena <= '1'; i2c data wr <=
x"76";
                                               WHEN 342 = i2c ena <= '1'; i2c data wr <= x"e1";
                                               WHEN 343 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay_ctr = 250_000 then
                                                               busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if;
                                               WHEN 344 => i2c ena <= '1'; i2c data wr <=
x"4c";
                                               WHEN 345 =>i2c ena <= '1'; i2c data wr <=
x"00";
                                               WHEN 346 => i2c_ena <= '0'; delay_ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                               WHEN 347 => i2c ena <= '1'; i2c data wr <=
x"77";
                                               WHEN 348 =>i2c ena <= '1'; i2c data wr <=
x"01";
```

```
WHEN 349 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy_cnt <= busy_cnt+1;
delay ctr<=0;
                                                      end if;
                                              WHEN 350 => i2c ena <= '1'; i2c data wr <=
x"3d";
                                              WHEN 351 = i2c ena <= '1'; i2c data wr <= x"c3";
                                              WHEN 352 => i2c ena <= '0'; delay ctr <=
delay_ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                      end if;
                                              WHEN 353 => i2c ena <= '1'; i2c data wr <=
x"4b";
                                              WHEN 354 =>i2c ena <= '1'; i2c data wr <=
x"09";
                                              WHEN 355 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                      end if;
                                              WHEN 356 => i2c ena <= '1'; i2c data wr <=
x"c9";
                                              WHEN 357 =>i2c ena <= '1'; i2c data wr <=
x"60";
                                              WHEN 358 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                      if delay_ctr = 250_000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                      end if;
                                              WHEN 359 => i2c ena <= '1'; i2c data wr <=
x"41";
                                              WHEN 360 =>i2c ena <= '1'; i2c data wr <=
x"38";
                                              WHEN 361 => i2c_ena <= '0'; delay_ctr <=
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                      end if;
                                              WHEN 362 => i2c ena <= '1'; i2c data wr <=
x"56";
                                              WHEN 363 =>i2c ena <= '1'; i2c data wr <=
x"40";
```

```
WHEN 364 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy_cnt <= busy_cnt+1;
delay ctr<=0;
                                                      end if;
                                              WHEN 365 => i2c ena <= '1'; i2c data wr <=
x"34";
                                              WHEN 366 = 2c ena <= 1'; i2c data wr <= x''11'';
                                              WHEN 367 => i2c ena <= '0'; delay ctr <=
delay_ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                      end if;
                                              WHEN 368 => i2c ena <= '1'; i2c data wr <=
x"3b";
                                              WHEN 369 =>i2c ena <= '1'; i2c data wr <=
x"12";
                                              WHEN 370 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                      end if;
                                              WHEN 371 => i2c ena <= '1'; i2c data wr <=
x"a4";
                                              WHEN 372 =>i2c ena <= '1'; i2c data wr <=
x"88";
                                              WHEN 373 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                      if delay_ctr = 250_000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                      end if;
                                              WHEN 374 => i2c ena <= '1'; i2c data wr <=
x"96";
                                              WHEN 375 =>i2c ena <= '1'; i2c data wr <=
x"00";
                                              WHEN 376 => i2c_ena <= '0'; delay_ctr <=
delay ctr+1;
                                                      if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                      end if;
                                              WHEN 377 => i2c ena <= '1'; i2c data wr <=
x"97";
                                              WHEN 378 =>i2c ena <= '1'; i2c data wr <=
x"30";
```

```
WHEN 379 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy_cnt <= busy_cnt+1;
delay ctr<=0;
                                                       end if;
                                               WHEN 380 => i2c ena <= '1'; i2c data wr <=
x"98";
                                               WHEN 381 =>i2c ena <= '1'; i2c data wr <=
x"20";
                                               WHEN 382 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay_ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if;
                                               WHEN 383 => i2c ena <= '1'; i2c data wr <=
x"99":
                                               WHEN 384 =>i2c ena <= '1'; i2c data wr <=
x"30";
                                               WHEN 385 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr<=0;
                                               WHEN 386 => i2c ena <= '1'; i2c data wr <=
x"9a";
                                               WHEN 387 =>i2c ena <= '1'; i2c data wr <=
x"84";
                                               WHEN 388 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay_ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if;
                                               WHEN 389 => i2c ena <= '1'; i2c data wr <=
x"9b";
                                               WHEN 390 =>i2c ena <= '1'; i2c data wr <=
x"29";
                                               WHEN 391 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy_cnt <= busy_cnt+1;</pre>
delay ctr<=0;
                                                       end if;
                                               WHEN 392 => i2c ena <= '1'; i2c data wr <=
x"9c";
                                               WHEN 393 =>i2c ena <= '1'; i2c data wr <=
x"03";
```

```
WHEN 394 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                                WHEN 395 => i2c ena <= '1'; i2c data wr <=
x"9d";
                                                WHEN 396 = 2c ena = 1'; i2c data vr = x''4c'';
                                                WHEN 397 => i2c ena <= '0'; delay ctr <=
delay_ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                                WHEN 398 => i2c ena <= '1'; i2c data wr <=
x"9e";
                                                WHEN 399 = 2c ena = 1'; i2c data vr = x''3f'';
                                                WHEN 400 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if:
                                                WHEN 401 => i2c ena <= '1'; i2c data wr <=
x"78";
                                                WHEN 402 =>i2c ena <= '1'; i2c data wr <=
x"04";
                                                WHEN 403 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy_cnt <= busy_cnt+1;</pre>
delay ctr<=0;
                                                       end if;
                                                WHEN 404 => i2c ena <= '1'; i2c data wr <=
x"79";
                                                WHEN 405 =>i2c ena <= '1'; i2c data wr <=
x"01";
                                                WHEN 406 => i2c ena <= '0'; delay ctr <=
delay_ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy_cnt+1;</pre>
delay ctr \le 0;
                                                       end if;
                                                WHEN 407 => i2c_ena <= '1'; i2c_data_wr <=
x"c8";
                                                WHEN 408 = 2c \text{ ena} \le 1'; i2c \text{ data } wr \le x''f0'';
                                                WHEN 409 => i2c_ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
```

```
busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if:
                                                WHEN 410 \Rightarrow i2c ena \leq '1'; i2c data wr \leq
x"79";
                                                WHEN 411 = i2c ena <= '1'; i2c data wr <= x''0f'';
                                                WHEN 412 => i2c ena <= '0'; delay ctr <=
delay_ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay_ctr<=0;</pre>
                                                        end if;
                                                WHEN 413 => i2c ena <= '1'; i2c data wr <=
x"c8";
                                                WHEN 414 =>i2c ena <= '1'; i2c data wr <=
x''00'';
                                                WHEN 415 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if;
                                                WHEN 416 => i2c ena <= '1'; i2c data wr <=
x"79";
                                                WHEN 417 =>i2c ena <= '1'; i2c data wr <=
x"10":
                                                WHEN 418 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if;
                                                WHEN 419 => i2c ena <= '1'; i2c data wr <=
x"c8";
                                                WHEN 420 = i2c ena <= '1'; i2c data wr <= x"7e";
                                                WHEN 421 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay_ctr<=0;</pre>
                                                        end if;
                                                WHEN 422 => i2c ena <= '1'; i2c data wr <=
x"79";
                                                WHEN 423 = i2c ena <= '1'; i2c data wr <= x''0a'';
                                                WHEN 424 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if;
```

```
WHEN 425 => i2c ena <= '1'; i2c data wr <=
x"c8";
                                                WHEN 426 =>i2c ena <= '1'; i2c data wr <=
x"80";
                                                WHEN 427 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy_cnt <= busy_cnt+1;</pre>
delay ctr<=0;
                                                        end if:
                                                WHEN 428 => i2c ena <= '1'; i2c data wr <=
x"79";
                                                WHEN 429 =>i2c ena <= '1'; i2c data wr <=
x"0b";
                                                WHEN 430 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay_ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 431 => i2c ena <= '1'; i2c data wr <=
x"c8";
                                                WHEN 432 =>i2c ena <= '1'; i2c data wr <=
x"01";
                                                WHEN 433 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if;
                                                WHEN 434 => i2c ena <= '1'; i2c data wr <=
x"79";
                                                WHEN 435 = 2c ena <= 1'; i2c data vr <= x''0c'';
                                                WHEN 436 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if;
                                                WHEN 437 => i2c_ena <= '1'; i2c_data_wr <=
x"c8";
                                                WHEN 438 = i2c ena <= '1'; i2c data wr <= x''0f'';
                                                WHEN 439 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if;
                                                WHEN 440 => i2c ena <= '1'; i2c data wr <=
x"79";
```

```
WHEN 441 =>i2c ena <= '1'; i2c data wr <=
x"0d";
                                                WHEN 442 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay_ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if;
                                                WHEN 443 => i2c ena <= '1'; i2c data wr <=
x"c8";
                                                WHEN 444 =>i2c ena <= '1'; i2c data wr <=
x"20";
                                                WHEN 445 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy_cnt <= busy_cnt+1;</pre>
delay ctr<=0;
                                                        end if:
                                                WHEN 446 => i2c_ena <= '1'; i2c_data_wr <=
x"79";
                                                WHEN 447 =>i2c ena <= '1'; i2c data wr <=
x"09";
                                                WHEN 448 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                               busy_cnt <= busy_cnt+1;</pre>
delay ctr \le 0;
                                                        end if;
                                                WHEN 449 => i2c ena <= '1'; i2c data wr <=
x"c8";
                                                WHEN 450 =>i2c ena <= '1'; i2c data wr <=
x"80";
                                                WHEN 451 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if;
                                                WHEN 452 => i2c ena <= '1'; i2c data wr <=
x"79";
                                                WHEN 453 =>i2c ena <= '1'; i2c data wr <=
x"02";
                                                WHEN 454 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if;
                                                WHEN 455 => i2c ena <= '1'; i2c data wr <=
x"c8";
```

```
WHEN 456 = 2c ena <= 1'; i2c data wr <= x''c0'';
                                               WHEN 457 => i2c ena <= '0'; delay ctr <=
delay_ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if;
                                               WHEN 458 => i2c ena <= '1'; i2c data wr <=
x"79";
                                               WHEN 459 =>i2c ena <= '1'; i2c data wr <=
x''03'';
                                               WHEN 460 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay_ctr<=0;</pre>
                                                       end if;
                                               WHEN 461 => i2c ena <= '1'; i2c data wr <=
x"c8";
                                               WHEN 462 =>i2c ena <= '1'; i2c data wr <=
x"40";
                                               WHEN 463 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if:
                                               WHEN 464 => i2c ena <= '1'; i2c data wr <=
x"79";
                                               WHEN 465 =>i2c ena <= '1'; i2c data wr <=
x"05";
                                               WHEN 466 => i2c_ena <= '0'; delay_ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                       end if;
                                               WHEN 467 => i2c ena <= '1'; i2c data wr <=
x"c8";
                                               WHEN 468 =>i2c ena <= '1'; i2c data wr <=
x"30";
                                               WHEN 469 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                               busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if:
                                               WHEN 470 => i2c ena <= '1'; i2c data wr <=
x"79";
```

```
WHEN 471 =>i2c_ena <= '1'; i2c data wr <=
x"26";
                                                WHEN 472 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if;
                                                WHEN 473 => i2c ena <= '1'; i2c data wr <=
x"12";
                                                WHEN 474 =>i2c ena <= '1'; i2c data wr <=
x''04'';
                                                WHEN 475 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy_cnt <= busy_cnt+1;</pre>
delay ctr<=0;
                                                        end if:
                                                WHEN 476 => i2c_ena <= '1'; i2c_data_wr <=
x"8C";
                                                WHEN 477 =>i2c ena <= '1'; i2c data wr <=
x"00";
                                                WHEN 478 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 479 => i2c ena <= '1'; i2c data wr <=
x"04";
                                                WHEN 480 =>i2c ena <= '1'; i2c data wr <=
x''00'';
                                                WHEN 481 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if;
                                                WHEN 482 => i2c ena <= '1'; i2c data wr <=
x"40";
                                                WHEN 483 =>i2c ena <= '1'; i2c data wr <=
x"10";
                                                WHEN 484 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if;
                                                WHEN 485 => i2c ena <= '1'; i2c data wr <=
x"14";
```

```
WHEN 486 =>i2c_ena <= '1'; i2c data wr <=
x"38";
                                               WHEN 487 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if;
                                               WHEN 488 => i2c ena <= '1'; i2c data wr <=
x"4F";
                                               WHEN 489 =>i2c ena <= '1'; i2c data wr <=
x"B3";
                                               WHEN 490 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                              busy_cnt <= busy_cnt+1;</pre>
delay ctr<=0;
                                                       end if:
                                               WHEN 491 => i2c_ena <= '1'; i2c_data_wr <=
x"50";
                                               WHEN 492 =>i2c ena <= '1'; i2c data wr <=
x"B3";
                                               WHEN 493 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if;
                                               WHEN 494 => i2c ena <= '1'; i2c data wr <=
x"51";
                                               WHEN 495 =>i2c ena <= '1'; i2c data wr <=
x''00'';
                                               WHEN 496 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if;
                                               WHEN 497 => i2c ena <= '1'; i2c data wr <=
x"52";
                                               WHEN 498 =>i2c ena <= '1'; i2c data wr <=
x"3D";
                                               WHEN 499 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                       if delay ctr = 250 000 then
                                                              busy cnt <= busy cnt+1;
delay ctr<=0;
                                                       end if;
                                               WHEN 500 => i2c ena <= '1'; i2c data wr <=
x"53";
```

```
22003768
EE102-04
                                                WHEN 501 =>i2c ena <= '1'; i2c data wr <=
x"A7";
                                                WHEN 502 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if;
                                                WHEN 503 => i2c ena <= '1'; i2c data wr <=
x"54";
                                                WHEN 504 =>i2c ena <= '1'; i2c data wr <=
x"E4";
                                                WHEN 505 => i2c ena <= '0'; delay ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy_cnt <= busy_cnt+1;</pre>
delay ctr<=0;
                                                        end if:
                                                WHEN 506 => i2c ena <= '1'; i2c data wr <=
x"3D";
                                                WHEN 507 =>i2c ena <= '1'; i2c data wr <=
x"C0";
                    WHEN 508 \Rightarrow i2c ena \leq '0'; delay ctr \leq delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if;
                                                WHEN 509 => i2c ena <= '1'; i2c data wr <=
x"13";
                                                WHEN 510 =>i2c ena <= '1'; i2c data wr <=
x"00";
                                                WHEN 511 => i2c_ena <= '0'; delay_ctr <=
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr \le 0;
                                                        end if;
                                                WHEN 512 => i2c ena <= '1'; i2c data wr <=
x"11";
                                                WHEN 513 =>i2c ena <= '1'; i2c data wr <=
x"02";
                                                WHEN 514 \Rightarrow i2c ena \leq '0'; delay ctr \leq
delay ctr+1;
                                                        if delay ctr = 250 000 then
                                                                busy cnt <= busy cnt+1;
delay ctr<=0;
                                                        end if;
                                                WHEN OTHERS \Rightarrow i2c ena \Leftarrow '0';
                                        END CASE;
```

else

İkranur Yılmaz

```
İkranur Yılmaz
22003768
EE102-04
              i2c ena <='0';
               busy cnt \le 0;
             end if:
          end if;
        end process;
      end Behavioral;
i2c master.vhd
      -- FileName: i2c master.vhd
      -- Dependencies: none
      -- Design Software: Quartus II 64-bit Version 13.1 Build 162 SJ Full Version
      -- HDL CODE IS PROVIDED "AS IS." DIGI-KEY EXPRESSLY DISCLAIMS ANY
      -- WARRANTY OF ANY KIND, WHETHER EXPRESS OR IMPLIED, INCLUDING
BUT NOT
      -- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS
FOR A
      -- PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL DIGI-
KEY
      -- BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT OR CONSEQUENTIAL
      -- DAMAGES, LOST PROFITS OR LOST DATA, HARM TO YOUR EQUIPMENT,
COST OF
      -- PROCUREMENT OF SUBSTITUTE GOODS, TECHNOLOGY OR SERVICES, ANY
CLAIMS
      -- BY THIRD PARTIES (INCLUDING BUT NOT LIMITED TO ANY DEFENSE
THEREOF),
      -- ANY CLAIMS FOR INDEMNITY OR CONTRIBUTION, OR OTHER SIMILAR
COSTS.
      -- Version History
      -- Version 1.0 11/01/2012 Scott Larson
      -- Initial Public Release
      -- Version 2.0 06/20/2014 Scott Larson
          Added ability to interface with different slaves in the same transaction
          Corrected ack error bug where ack error went 'Z' instead of '1' on error
      -- Corrected timing of when ack error signal clears
      -- Version 2.1 10/21/2014 Scott Larson
      -- Replaced gated clock with clock enable
         Adjusted timing of SCL during start and stop conditions
      -- Version 2.2 02/05/2015 Scott Larson
      -- Corrected small SDA glitch introduced in version 2.1
      LIBRARY ieee;
      USE ieee.std logic 1164.all;
      USE ieee.std logic unsigned.all;
```

```
İkranur Yılmaz
22003768
EE102-04
       ENTITY i2c master IS
        GENERIC(
         input clk: INTEGER := 50 000 000; --input clock speed from user logic in Hz
         bus clk: INTEGER := 400 000); --speed the i2c bus (scl) will run at in Hz
        PORT(
               : IN STD LOGIC;
         clk
                                             --system clock
         reset n: IN STD LOGIC;
                                              --active low reset
         ena : IN STD LOGIC;
                                             --latch in command
         addr : IN STD LOGIC VECTOR(6 DOWNTO 0); --address of target slave
         rw : IN STD LOGIC;
                                             --'0' is write, '1' is read
         data_wr : IN STD_LOGIC_VECTOR(7 DOWNTO 0); --data to write to slave
         busy : OUT STD LOGIC;
                                              --indicates transaction in progress
         data rd : OUT STD LOGIC VECTOR(7 DOWNTO 0); --data read from slave
         ack error: BUFFER STD LOGIC;
                                                   --flag if improper acknowledge from slave
               : INOUT STD_LOGIC;
                                               --serial data output of i2c bus
         sda
               : INOUT STD LOGIC);
                                               --serial clock output of i2c bus
         scl
       END i2c master;
       ARCHITECTURE logic OF i2c master IS
        CONSTANT divider: INTEGER := (input clk/bus clk)/4; --number of clocks in 1/4 cycle
of scl
        TYPE machine IS(ready, start, command, slv ack1, wr, rd, slv ack2, mstr ack, stop); --
needed states
        SIGNAL state
                         : machine;
                                               --state machine
        SIGNAL data clk : STD LOGIC;
                                                   --data clock for sda
        SIGNAL data clk prev: STD LOGIC;
                                                      --data clock during previous system
clock
        SIGNAL sel clk : STD LOGIC;
                                                   --constantly running internal scl
        SIGNAL scl ena
                          : STD LOGIC := '0';
                                                     --enables internal scl to output
        SIGNAL sda int : STD LOGIC := '1';
                                                     --internal sda
        SIGNAL sda ena n : STD LOGIC;
                                                     --enables internal sda to output
        SIGNAL addr_rw : STD_LOGIC_VECTOR(7 DOWNTO 0); --latched in address and
read/write
                          : STD LOGIC VECTOR(7 DOWNTO 0); --latched in data to write
        SIGNAL data tx
to slave
                          : STD LOGIC VECTOR(7 DOWNTO 0); --data received from slave
        SIGNAL data rx
                          : INTEGER RANGE 0 TO 7 := 7; --tracks bit number in transaction
        SIGNAL bit cnt
        SIGNAL stretch
                          : STD LOGIC := '0';
                                                    --identifies if slave is stretching scl
       BEGIN
        --generate the timing for the bus clock (scl clk) and the data clock (data clk)
        PROCESS(clk, reset n)
         VARIABLE count: INTEGER RANGE 0 TO divider*4; --timing for clock generation
        BEGIN
         IF(reset n = '0') THEN
                                     --reset asserted
          stretch <= '0';
          count := 0;
         ELSIF(clk'EVENT AND clk = '1') THEN
          data clk prev <= data clk; --store previous value of data clock
          IF(count = divider*4-1) THEN --end of timing cycle
```

```
--reset timer
   count := 0;
  ELSIF(stretch = '0') THEN --clock stretching from slave not detected
   count := count + 1; --continue clock generation timing
  END IF:
  CASE count IS
   WHEN 0 TO divider-1 => --first 1/4 cycle of clocking
    scl clk <= '0';
    data clk \le 0';
   WHEN divider TO divider*2-1 => --second 1/4 cycle of clocking
    scl clk <= '0';
    data clk <= '1';
   WHEN divider*2 TO divider*3-1 => --third 1/4 cycle of clocking
     scl clk <= '1';
                          --release scl
     IF(scl = '0') THEN --detect if slave is stretching clock
      stretch <= '1';
     ELSE
      stretch <= '0';
    END IF;
    data clk <= '1';
    WHEN OTHERS => --last 1/4 cycle of clocking
    scl clk <= '1';
     data clk \le 0';
  END CASE;
 END IF;
END PROCESS;
--state machine and writing to sda during scl low (data clk rising edge)
PROCESS(clk, reset n)
BEGIN
 IF(reset n = 0) THEN --reset asserted
 state <= ready; --return to initial state
busy <= '1'; --indicate not available
scl_ena <= '0'; --sets scl high impedance
sda_int <= '1'; --sets sda high impedance
ack_error <= '0'; --clear acknowledge error flag
bit_cnt <= 7; --restarts data bit counter
                               --restarts data bit counter
  bit cnt \leq 7;
  data rd <= "00000000";
                                     -- clear data read port
 ELSIF(clk'EVENT AND clk = '1') THEN
  IF(data clk = '1' AND data clk prev = '0') THEN --data clock rising edge
   CASE state IS
     WHEN ready =>
                                    --idle state
      IF(ena = '1') THEN
                                   --transaction requested
       busy <= '1';
                               --flag busy
       addr rw <= addr & rw; --collect requested slave address and command
                                    --collect requested data to write
       data tx \le data wr;
       state <= start; --go to start bit
       ELSE --remain idle
busy <= '0'; --unflag busy
      ELSE
       state <= ready;
                               --remain idle
      END IF;
```

```
WHEN start =>
                                         --start bit of transaction
              busy <= '1';
                                      --resume busy if continuous mode
              sda int <= addr rw(bit cnt); --set first address bit to bus
               state <= command;
                                         --go to command
                                             --address and command byte of transaction
             WHEN command =>
               IF(bit cnt = 0) THEN
                                           --command transmit finished
                sda int <= '1';
                                      --release sda for slave acknowledge
                                      --reset bit counter for "byte" states
                bit cnt \leq 7;
                state <= slv ack1;
                                         --go to slave acknowledge (command)
                                     --next clock cycle of command state
               ELSE
                bit cnt <= bit cnt - 1;
                                         --keep track of transaction bits
                sda int <= addr rw(bit cnt-1); --write address/command bit to bus
                                        --continue with command
                state <= command;
               END IF:
             WHEN slv ack1 =>
                                           --slave acknowledge bit (command)
               IF(addr rw(0) = '0') THEN
                                            --write command
                sda int <= data tx(bit cnt); --write first bit of data
                state <= wr:
                                     --go to write byte
               ELSE
                                     --read command
                sda int <= '1';
                                    --release sda from incoming data
                state <= rd;
                                     --go to read byte
              END IF;
             WHEN wr =>
                                         --write byte of transaction
              busy <= '1';
                                      --resume busy if continuous mode
                                           --write byte transmit finished
               IF(bit cnt = 0) THEN
                sda int <= '1';
                                      --release sda for slave acknowledge
                                      --reset bit counter for "byte" states
                bit cnt \leq 7;
                                        --go to slave acknowledge (write)
                state <= slv ack2;
               ELSE
                                     --next clock cycle of write state
                                         --keep track of transaction bits
                bit cnt <= bit cnt - 1;
                sda int <= data tx(bit cnt-1); --write next bit to bus
                state <= wr;
                               --continue writing
               END IF;
             WHEN rd =>
                                         -- read byte of transaction
               busy <= '1';
                                      --resume busy if continuous mode
               IF(bit cnt = 0) THEN
                                           --read byte receive finished
                IF(ena = '1' AND addr rw = addr & rw) THEN --continuing with another read at
same address
                                      --acknowledge the byte has been received
                 sda int <= '0';
                                     --stopping or continuing with a write
                ELSE
                 sda int <= '1';
                                      --send a no-acknowledge (before stop or repeated start)
                END IF:
                bit cnt \le 7;
                                      --reset bit counter for "byte" states
                                         --output received data
                data rd <= data rx;
                state <= mstr ack;
                                         --go to master acknowledge
               ELSE
                                     --next clock cycle of read state
                bit cnt <= bit cnt - 1;
                                        --keep track of transaction bits
                state <= rd; --continue reading
              END IF;
                                            --slave acknowledge bit (write)
             WHEN slv ack2 =>
```

IF(ena = '1') THEN

```
busy <= '0';
                                      --continue is accepted
                                         --collect requested slave address and command
                addr rw <= addr & rw;
                data tx \le data wr;
                                          --collect requested data to write
                IF(addr rw = addr & rw) THEN --continue transaction with another write
                 sda int <= data wr(bit cnt); --write first bit of data
                 state <= wr;
                                    --go to write byte
                ELSE
                                     --continue transaction with a read or new slave
                                      --go to repeated start
                 state <= start;
                END IF:
                                     --complete transaction
               ELSE
                state <= stop;
                                      --go to stop bit
               END IF;
                                            --master acknowledge bit after a read
             WHEN mstr ack =>
               IF(ena = '1') THEN
                                         --continue transaction
                busy <= '0';
                                      --continue is accepted and data received is available on bus
                addr rw <= addr & rw;
                                            --collect requested slave address and command
                data tx \le data wr;
                                          --collect requested data to write
                IF(addr rw = addr & rw) THEN --continue transaction with another read
                 sda int <= '1';
                                      --release sda from incoming data
                 state <= rd;
                                     --go to read byte
                                     --continue transaction with a write or new slave
                ELSE
                                      --repeated start
                 state <= start;
                END IF;
              ELSE
                                     --complete transaction
               state <= stop;
                                     --go to stop bit
              END IF;
                                         --stop bit of transaction
             WHEN stop =>
              busy <= '0';
                                      --unflag busy
                                      --go to idle state
              state <= ready;
            END CASE;
           ELSIF(data clk = '0' AND data clk prev = '1') THEN --data clock falling edge
            CASE state IS
             WHEN start =>
              IF(scl\ ena = '0')\ THEN
                                               --starting new transaction
                scl ena <= '1';
                                          --enable scl output
                                           --reset acknowledge error output
                ack error <= '0';
               END IF;
             WHEN slv ack1 =>
                                                --receiving slave acknowledge (command)
              IF(sda /= '0' OR ack error = '1') THEN --no-acknowledge or previous no-
acknowledge
               ack error <= '1';
                                          --set error output if no-acknowledge
               END IF;
             WHEN rd =>
                                             --receiving slave data
              data rx(bit cnt) \le sda;
                                               --receive current slave data bit
             WHEN slv ack2 =>
                                                --receiving slave acknowledge (write)
              IF(sda /= '0' OR ack error = '1') THEN --no-acknowledge or previous no-
acknowledge
               ack error <= '1';
                                         --set error output if no-acknowledge
               END IF;
```

--continue transaction

```
WHEN stop =>
                           --disable scl
      scl ena <= '0';
     WHEN OTHERS =>
      NULL;
    END CASE;
  END IF;
  END IF;
 END PROCESS;
 --set sda output
 WITH state SELECT
  sda_ena_n <= data_clk_prev WHEN start, --generate start condition
         NOT data_clk_prev WHEN stop, --generate stop condition
         sda int WHEN OTHERS; --set to internal sda signal
 --set scl and sda outputs
 scl \le 0' WHEN (scl ena = 1' AND scl clk = 0') ELSE 'Z';
 sda <= '0' WHEN sda_ena_n = '0' ELSE 'Z';
END logic;
```