## IRL3803


## HEXFET® Power MOSFET


- Logic-Level Gate Drive
- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated


## Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.







## **Absolute Maximum Ratings**

	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, VGS @ 10V	140⑤	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, VGS @ 10V	98⑤	Α
I <sub>DM</sub>	Pulsed Drain Current ①	470	
$P_D@T_C = 25$ °C	Power Dissipation	200	W
	Linear Derating Factor	1.3	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	±16	V
E <sub>AS</sub>	Single Pulse Avalanche Energy ②	610	mJ
I <sub>AR</sub>	Avalanche Current①	71	Α
E <sub>AR</sub>	Repetitive Avalanche Energy①	20	mJ
dv/dt	Peak Diode Recovery dv/dt 3	5.0	V/ns
TJ	Operating Junction and	-55 to + 175	
T <sub>STG</sub>	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw.	10 lbf•in (1.1N•m)	

## Thermal Resistance

	Parameter	Min.	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case			0.75	
Recs	Case-to-Sink, Flat, Greased Surface		0.50		°C/W
$R_{\theta JA}$	Junction-to-Ambient			62	]

## Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	30	_		٧	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.052	_	V/°C	Reference to 25°C, $_{\rm D}$ = 1mA
D	Static Drain-to-Source On-Resistance	_	_	0.006	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 71A ④
R <sub>DS(on)</sub>				0.009		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 59A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.0	_	—	٧	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$
<b>9</b> fs	Forward Transconductance	55	_	_	S	$V_{DS} = 25V, I_D = 71A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current		I —	25		$V_{DS} = 30V$ , $V_{GS} = 0V$
יטאא	Brain to course Leanage Garrent		<b>—</b>	250	μΑ	V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 150°C
1	Gate-to-Source Forward Leakage		_	100	nΑ	V <sub>GS</sub> = 16V
IGSS	Gate-to-Source Reverse Leakage		_	-100	IIA	V <sub>GS</sub> = -16V
Qg	Total Gate Charge		_	140		I <sub>D</sub> = 71A
Q <sub>gs</sub>	Gate-to-Source Charge			41	nC	V <sub>DS</sub> = 24V
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge		_	78		V <sub>GS</sub> = 4.5V, See Fig. 6 and 13 ④
t <sub>d(on)</sub>	Turn-On Delay Time		14	_		V <sub>DD</sub> = 15V
t <sub>r</sub>	Rise Time		230			$I_D = 71A$
t <sub>d(off)</sub>	Turn-Off Delay Time		29		ns	$R_G = 1.3\Omega$ , $V_{GS} = 4.5V$
t <sub>f</sub>	Fall Time		35	_		$R_D = 0.20\Omega$ , See Fig. 10 ④
	latamad Dusin ladvatanas		4.5 —	4-		Between lead,
L <sub>D</sub>	Internal Drain Inductance					6mm (0.25in.)
	Internal Source Inductance	_	7.5		nH	from package
L <sub>S</sub>						and center of die contact
C <sub>iss</sub>	Input Capacitance		5000			V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance		1800		pF	V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse Transfer Capacitance		880			f = 1.0MHz, See Fig. 5

## Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			140@		MOSFET symbol
	(Body Diode)	i —	—   —   140 ®		Α	showing the
I <sub>SM</sub>	Pulsed Source Current			470	^	integral reverse
	(Body Diode) ①	i —		_   4/0		p-n junction diode.
V <sub>SD</sub>	Diode Forward Voltage			1.3	٧	$T_J = 25 ^{\circ}\text{C}, \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
t <sub>rr</sub>	Reverse Recovery Time	—	120	180	ns	T <sub>J</sub> = 25°C,  = 71A
Q <sub>rr</sub>	Reverse RecoveryCharge		450	680	nC	di/dt = 100A/μs ④
ton	Forward Turn-On Time	Intr	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )			

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )  $\triangledown$   $V_{DD} = 15V$ , starting  $T_J = 25$   $^{\circ}$ C, L =  $180\mu H$
- $R_G = 25\Omega$ ,  $I_{AS} = 71A$ . (See Figure 12)
- $3 I_{SD} \le 71A$ , di/dt  $\le 130A/\mu s$ ,  $V_{DD} \le V_{(BR)DSS}$ , T<sub>J</sub> ≤ 175°C
- ④ Pulse width ≤ 300µs; duty cycle ≤ 2%.
- ⑤ Caculated continuous current based on maximum allowable junction temperature; for recommended current-handling of the package refer to Design Tip # 93-4




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics







Fig 2. Typical Output Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature



**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage



**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage





Fig 8. Maximum Safe Operating Area



**Fig 9.** Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

## Peak Diode Recovery dv/dt Test Circuit






\*  $V_{GS} = 5V$  for Logic Level Devices

Fig 14. For N-Channel HEXFETS


## Package Outline

#### TO-220AB Outline

Dimensions are shown in millimeters (inches)



# Part Marking Information



# International Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331 EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020 IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897

IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590
IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086
IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371

http://www.irf.com/ Data and specifications subject to change without notice. 8/97