## **DDCO Laboratory (UE23CS251A)**

## 3rd Semester, Academic Year 2024-25 Date: 06/10/24 Week- Submission

Name: C Kaustubh SRN: PES1UG23CS154 Section: C

## Implement the following using the Verilog. After each experiment attach the following.

- i. Verilog Code Screenshot.
- ii. Verilog VVP Output Screen Shot.
- iii. GTKWAVE Screenshot.
- Q. 8 registers of 16-bits each with read and write functionality.

