#### University of Patras - Polytechnic School Department of Electrical Engineering and Computer Technology



Department: Electronics and Computers Department Laboratory: Network Architectures & Management group, Applied Electronics Laboratory

#### Thesis

of the student of Department of Electrical Engineering and Computer Technology of the Polytechnic School of the University of Patras

## Ilias Xenogiannis of Efstathios

record number: 1053608

Subject

**ML THESIS** 

Supervisor

Associate Professor Dr. Sophia Daskalaki, University of Patras

Thesis Number:

Patras, Dec 2023

#### ΠΙΣΤΟΠΟΙΗΣΗ

Πιστοποιείται ότι η διπλωματική εργασία με θέμα

#### **ML THESIS**

του φοιτητή του Τμήματος Ηλεκτρολόγων Μηχανικών και Τεχνολογίας Υπολογιστών

Ilias Xenogiannis of Efstathios

(A.M.: 1053608)

παρουσιάστηκε δημόσια και εξετάστηκε στο τμήμα Ηλεκτρολόγων Μηχανικών και Τεχνολογίας Υπολογιστών στις

\_\_/\_\_/\_\_\_

Ο Επιβλέπων

Ο Διευθυντής του Τομέα

Dr. Sophia Daskalaki *Associate Professor* 

Ο Συν-Επιβλέπων

TK

Associate Professor

TK

**Professor** 

### **CERTIFICATION**

It is certified that the Thesis with Subject

#### **ML THESIS**

| of the student of the | Department of | of Electrical | <b>Engineering</b> | & Computer | Technology |
|-----------------------|---------------|---------------|--------------------|------------|------------|
|                       | 1             |               |                    | 1          | <i></i>    |

Ilias Xenogiannis of Efstathios

(R.N: 1053608)

Was presented publicly and defended at the Department of Electrical Engineering & Computer Technology at

\_\_/\_\_/\_\_\_

The Supervisor

The Director of the Division

Dr. Sophia Daskalaki *Associate Professor* 

The Co-Supervisor

TK

Associate Professor

TK

Professor

#### Thesis details

Subject: ML THESIS

Student: Ilias Xenogiannis of Efstathios

# Supervising Team Associate Professor Dr. Sophia Daskalaki, University of Patras

#### Associate Professor TK TK, University of Patras

Laboratories:

Network Architectures & Management group, Applied Electronics Laboratory

This thesis was written in LATEX.

## Abstract

# Acknowledgements

## **Contents**

| Li | st of Figures                       | XV                 |
|----|-------------------------------------|--------------------|
| Li | st of Tables                        | xvii               |
| 1  | Introduction                        | 1                  |
| 2  | Problem statement- State of the art | 3                  |
| 3  | System Architecture                 | 5                  |
| 4  | Implementation4.1 Scenario4.1.1 K   | <b>7</b><br>7<br>7 |
| 5  | Discussion                          | 9                  |
| 6  | Results                             | 11                 |
| 7  | Future Work                         | 13                 |
| Bi | bliography                          | 15                 |

# **List of Figures**

## **List of Tables**

# Glossary

Imdb TK xvii

# Acronyms

**QA** Quality Assurance

xvii

## 1. Introduction

## 2. Problem statement- State of the art

# 3. System Architecture

# 4. Implementation

TK

## 4.1 Scenario

TKTK

#### 4.1.1 K

TK

## 5. Discussion

TK

## 6. Results

TK

## 7. Future Work

 $\mathsf{TK}$ 

# **Bibliography**

University of Patras, Polytechnic School
Department of Electrical Engineering & Computer Technology
Ilias Xenogiannis of Efstathios
© Dec 2023 – All Rights Reserved