# CUTLASS and FlashAttention-3


Jay Shah, Colfax Research

https://research.colfax-intl.com/

#### Outline of talk:

- 1. Recap of attention and Flash Attention.
- 2. High-level overview of the FlashAttention-3 algorithm.
- 3. Translating the algorithm into working code built on CUTLASS.

# Background: Attention Mechanism



Suppose M=N (pre-training).

Typical sequence length N: 1K – 16K

Head dimension d: 64 – 256

Softmax(
$$[s_1, \dots, s_N]$$
) =  $\left[\frac{e^{s_1}}{\sum_i e^{s_i}}, \dots, \frac{e^{s_N}}{\sum_i e^{s_i}}\right]$ 


 $O = Softmax(QK^T)V$ 

# Naïve (Standard) Attention Algorithm

#### **Algorithm 1** Standard Attention

- 1: Load *Q* and *K* by blocks from HBM.
- 2: Compute  $S = (1/\sqrt{d})QK^T$  (GEMM-I).
- 3: Write *S* to HBM.
- 4: Read *S* from HBM.
- 5: Compute S = S rowmax(S).
- 6: Compute P = softmax(S).
- 7: Write *P* to HBM.
- 8: Load *P* and *V* by blocks from HBM.
- 9: Compute O = PV (GEMM-II).
- 10: Write O to HBM.


# Naïve Attention is Bottlenecked by Memory Reads/Writes




The biggest cost is in moving the bits!

Standard implementation requires repeated R/W from slow GPU memory

# Background: GPU Compute Model & Memory Hierarchy





Blogpost: Horace He, Making Deep Learning Go Brrrr From First Principles.

# How to Reduce HBM Reads/Writes: Tiling and Recomputation

#### Challenges:

- (1) Don't materialize scores matrix to HBM, and compute softmax normalization without access to full input.
- (2) Backward without the large attention matrix from forward.

#### Approaches:


- (1) Kernel fusion with tiling and online softmax: for a given tile of Q, load KV block by block and accumulate values of corresponding tile of O.
- (2) Recomputation: Don't store attn. matrix from forward, recompute it in the backward.

# FlashAttention-2 Algorithm

#### **Algorithm 2** FlashAttention-2 (FMHA)

```
1: for i in range(tiles of Q) do
         Load bM \times d tile Q_i from HBM to SMEM.
         Initialize bM \times d accumulator O_i = (0).
 3:
        Initialize bM \times 2 rowmax m_i = (-\infty) and bM \times 1 rowsum \Sigma_i = (0).
        for j in range(tiles of K) do
 5:
             Load bN \times d tile K_i from HBM to SMEM.
 6:
             Compute S_{ij} = (1/\sqrt{d})(Q_i K_i^T) (SS-GEMM-I).
 7:
             Update rowmax m_i = (m_i^{\text{new}}, m_i^{\text{old}}), tracking rowmax at steps j and j - 1.
 8:
             Compute P_{ij} = \exp(S_{ij} - m_i^{\text{new}}).
 9:
             Update rowsum \Sigma_i = \exp(m_i^{\text{old}} - m_i^{\text{new}})\Sigma_i + \text{rowsum}(\widetilde{P}_{ij}).
10:
             Load bN \times d tile V_j from HBM to SMEM.
11:
             Compute O_i = \exp(m_i^{\text{old}} - m_i^{\text{new}})O_i + \widetilde{P}_{ij}V_j (RS-GEMM-II).
12:
         end for
13:
         Compute O_i = (1/\Sigma_i)O_i.
14:
       Write O_i to HBM.
16: end for
```

#### Challenge: Optimizing FlashAttention for Modern Hardware - H100



FA2 only gets to 35-40% utilization (no WGMMA, no TMA)

# FlashAttention-3: Optimizing FlashAttention for H100 GPU

Jay Shah\*, Ganesh Bikshandi\*, Ying Zhang, Vijay Thakkar, Pradeep Ramani, Tri Dao

#### 1. New instructions on H100:


- WGMMA: higher throughput MMA primitive, async,
   collectively executed by a warpgroup (= 4 contiguous warps)
- TMA: faster loading from gmem <-> smem, async, saves registers

#### 2. Asynchrony

- Builds on asynchronous wgmma, TMA, transaction barrier
- Inter-warpgroup overlapping: warp-specialization, pingpong
- Intra-warpgroup overlapping: softmax and async matmul
- 3. Low-precision FP8: layout conformance, in-kernel V transpose

Upshot: 1.6-3x speedup

#### New Instructions: WGMMA & TMA



wgmma necessary, mma.sync can only reach 2/3 peak throughput

TMA: accelerate gmem -> smem, saves registers

WGMMA and TMA integrate into a producer-consumer warp-specialized pipelined design. Use warpgroup-wide register reallocation to give consumers greater share of registers.

# FlashAttention-3 Algorithm: CTA View

#### Algorithm 1 FLASHATTENTION-3 forward pass without intra-consumer overlapping – CTA view

```
Require: Matrices \mathbf{Q}_i \in \mathbb{R}^{B_r \times d} and \mathbf{K}, \mathbf{V} \in \mathbb{R}^{N \times d} in HBM, key block size B_c with T_c = \lceil \frac{N}{B_c} \rceil.
```

- 1: Initialize pipeline object to manage barrier synchronization with s-stage circular SMEM buffer.
- 2: **if** in producer warpgroup **then**
- 3: Deallocate predetermined number of registers.
- 4: Issue load  $\mathbf{Q}_i$  from HBM to shared memory.
- 5: Upon completion, commit to notify consumer of the load of  $\mathbf{Q}_i$ .
- 6: **for**  $0 \le j < T_c$  **do**
- 7: Wait for the (j%s)th stage of the buffer to be consumed.
- 8: Issue loads of  $\mathbf{K}_j$ ,  $\mathbf{V}_j$  from HBM to shared memory at the (j%s)th stage of the buffer.
- 9: Upon completion, commit to notify consumers of the loads of  $\mathbf{K}_{j}$ ,  $\mathbf{V}_{j}$ .
- 10: **end for**
- 11: **else**
- 12: Reallocate predetermined number of registers as function of number of consumer warps.
- 13: On-chip, initialize  $\mathbf{O}_i = (0) \in \mathbb{R}^{B_r \times d}$  and  $\ell_i, m_i = (0), (-\infty) \in \mathbb{R}^{B_r}$ .
- 14: Wait for  $\mathbf{Q}_i$  to be loaded in shared memory.
- 15: **for**  $0 \le j < T_c$  **do**
- 16: Wait for  $\mathbf{K}_i$  to be loaded in shared memory.
- 17: Compute  $\mathbf{S}_{i}^{(j)} = \mathbf{Q}_{i} \mathbf{K}_{i}^{T}$  (SS-GEMM). Commit and wait.
- 18: Store  $m_i^{\text{old}} = m_i$  and compute  $m_i = \max(m_i^{\text{old}}, \text{rowmax}(\mathbf{S}_i^{(j)}))$ .
- 19: Compute  $\widetilde{\mathbf{P}}_{i}^{(j)} = \exp(\mathbf{S}_{i}^{(j)} m_{i})$  and  $\ell_{i} = \exp(m_{i}^{\text{old}} m_{i})\ell_{i} + \text{rowsum}(\widetilde{\mathbf{P}}_{i}^{(j)})$ .
- 20: Wait for  $V_j$  to be loaded in shared memory.
- 21: Compute  $\mathbf{O}_i = \operatorname{diag}(\exp(m_i^{\text{old}} m_i))\mathbf{O}_i + \widetilde{\mathbf{P}}_i^{(j)} \mathbf{V}_j$  (RS-GEMM). Commit and wait.
- 22: Release the (j%s)th stage of the buffer for the producer.
- 23: **end for**
- 24: Compute  $\mathbf{O}_i = \operatorname{diag}(\ell_i)^{-1} \mathbf{O}_i$  and  $L_i = m_i + \log(\ell_i)$ .
- 25: Write  $O_i$  and  $L_i$  to HBM as the *i*th block of O and L.
- 26: **end if**

# Asynchrony: Overlapping GEMM and Softmax

Why overlapping?

Example: headdim 128, block size 128 x 192

FP16 WGMMA: 2 x 2 x 128 x 192 x 128 = 12.6 MFLOPS, 4096 FLOPS/cycle -> **3072** cycles

MUFU.EX2: 128 x 192 = 24.6k OPS, 16 OPS/cycle -> **1536 cycles** 

MUFU.EX2 takes 50% the cycles of WGMMA!


FP8 is even worse: WGMMA and EX2 both take 1536 cycles.

We want to be doing EX2 while tensor cores are busy with WGMMA.

#### Inter-warpgroup Overlapping of GEMM and Softmax


Easy solution: leave it to the warp schedulers!

This works reasonably well, but we can do better.



Pingpong scheduling using synchronization barriers (with bar.sync): 580 TFLOPS -> 640 TFLOPS

# Intra-warpgroup Overlapping of GEMM and Softmax



2-stage pipelining: 640 TFLOPS -> 670 TFLOPS (but higher register pressure)

Note: Corrected image from talk.

#### Algorithm 2 FLASHATTENTION-3 consumer warpgroup forward pass

# **Require:** Matrices $\mathbf{Q}_i \in \mathbb{R}^{B_r \times d}$ and $\mathbf{K}, \mathbf{V} \in \mathbb{R}^{N \times d}$ in HBM, key block size $B_c$ with $T_c = \lceil \frac{N}{B_c} \rceil$ .

- 1: Reallocate predetermined number of registers as function of number of consumer warps.
- 2: On-chip, initialize  $\mathbf{O}_i = (0) \in \mathbb{R}^{B_r \times d}$  and  $\ell_i, m_i = (0), (-\infty) \in \mathbb{R}^{B_r}$ .
- 3: Wait for  $\mathbf{Q}_i$  and  $\mathbf{K}_0$  to be loaded in shared memory.
- 4: Compute  $\mathbf{S}_{cur} = \mathbf{Q}_i \mathbf{K}_0^T$  using WGMMA. Commit and wait.
- 5: Release the 0th stage of the buffer for **K**.
- 6: Compute  $m_i$ ,  $\hat{\mathbf{P}}_{cur}$  and  $\ell_i$  based on  $\mathbf{S}_{cur}$ , and rescale  $\mathbf{O}_i$ .
- 7: **for**  $1 \le j < T_c 1$  **do**
- Wait for  $\mathbf{K}_i$  to be loaded in shared memory. 8:
- Compute  $S_{next} = \mathbf{Q}_i \mathbf{K}_i^T$  using WGMMA. Commit but do not wait.
- Wait for  $V_{j-1}$  to be loaded in shared memory. 10:
- Compute  $\mathbf{O}_i = \mathbf{O}_i + \tilde{\mathbf{P}}_{cur} \mathbf{V}_{j-1}$  using WGMMA. Commit but do not wait. 11:
- Wait for the WGMMA  $\mathbf{Q}_i \mathbf{K}_i^T$ .
- Compute  $m_i$ ,  $\tilde{\mathbf{P}}_{\text{next}}$  and  $\ell_i$  based on  $\mathbf{S}_{\text{next}}$ . 13:
- Wait for the WGMMA  $\tilde{\mathbf{P}}_{cur}\mathbf{V}_{i-1}$  and then rescale  $\mathbf{O}_i$
- Release the (j%s)th, resp. (j-1%s)th stage of the buffer for **K**, resp. **V**. 15:
- Copy  $S_{next}$  to  $S_{cur}$ .
- 17: **end for**


FlashAttention-3

Consumer View

Algorithm:

- 18: Wait for  $V_{T_c-1}$  to be loaded in shared memory.
- 19: Compute  $\mathbf{O}_i = \mathbf{O}_i + \tilde{\mathbf{P}}_{last} \mathbf{V}_{T_c-1}$  using WGMMA. Commit and wait.
- 20: Rescale  $O_i$  based on  $m_i$ . Compute  $L_i$  based on  $m_i$  and  $\ell_i$ .
- 21: Epilogue: Write  $O_i$  and  $L_i$  to HBM as the *i*-th block of O and L.

# Low-precision: FP8



FP8 doubles WGMMA throughput, but trade off accuracy

# Layout conformance challenges with FP8

FP8 WGMMA: requires operand SMEM tensors to be memory-contiguous in the inner dimension (k-major)

It is standard for QKV to be memory-contiguous in the head dimension (BSHD).

- Note: TMA can't change the contiguous mode.

For gemm0 (Q.K^T), this is fine as is. For gemm1 (P.V), we need to transpose V.

**Solution**: In-kernel transpose of V in the producer warpgroup. Uses LDSM/STSM instructions with custom layouts and byte permute in-between.

Layout conformance challenges with FP8, ctd.

We also need to reshape layout of scores accumulator for gemm1. Why? FP32 accumulator layout differs from FP8 operand A layout.

| T0 {d0, d1} | T1 {d0, d1} | T2 {d0, d1} | T3 {d0, d1} | T0 {d4, d5} | T1 {d4, d5} | T2 {d4, d5} | T3 {d4, d5} |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| T0 {d2, d3} | T1 {d2, d3} | T2 {d2, d3} | T3 {d2, d3} | T0 {d6, d7} | T1 {d6, d7} | T2 {d6, d7} | T3 {d6, d7} |

Figure 3: FP32 accumulator register WGMMA layout – rows 0 and 8, threads 0-3, entries 0-7.

| T0 {a0, a1} | T0 {a2, a3} | T1 {a0, a1} | T1 {a2, a3} | T2 {a0, a1} | T2 {a2, a3} | T3 {a0, a1} | T3 {a2, a3} |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| T0 {a4, a5} | T0 {a6, a7} | T1 {a4, a5} | T1 {a6, a7} | T2 {a4, a5} | T2 {a6, a7} | T3 {a4, a5} | T3 {a6, a7} |

Figure 4: FP8 operand A register WGMMA layout – rows 0 and 8, threads 0-3, entries 0-7.

**Note**: Can use in-kernel "transpose" to write out row permutation of V such that we can avoid shuffle instructions for the reshape (but not byte permute).

#### Persistent Kernels in FlashAttention

**Idea**: Decouple *physical* CTAs from *logical* work tiles, launching fixed number of CTAs. Can then overlap epilogue of current work tile with prologue loads of next work tile.


**Example**: Seqlen = 4096, Heads = 8, Batch = 4. Fix BlockM = 128, so mblocks = 32. Have 32\*8\*4 = 1024 work tiles to process in the kernel.

Without persistent kernel, launch CUDA grid with dims = (32, 8, 4), so 1024 CTAs. 1-to-1 mapping of CTAs with work tiles.


With persistent kernel on H100 SXM5 GPU, launch 132 CTAs = num SMs. Each CTA runs over a fraction of the 1024 work tiles.

Can dynamically allocate work tiles to next available CTA in persistent kernel. Helps with load balancing when doing causal masking.

#### BF16 Benchmark: 1.6-2.0x speedup




Without causal mask



With causal mask

# BF16 Benchmark: reach up to 850 TFLOPS




290


8k

16k

#### FP8 Benchmark: up to 1.3 PFLOPS




Without causal mask



With causal mask

# BF16 Decode Benchmark for MQA. Lower is better!

BF16 Attention, head dim 128 (H100 80GB PCle). MQA 16, query sequence length = 4.



# FlashAttention-3 for Decoding Inference

For decoding, query length is short (on the order of a few tokens), while context length is long (for example, 128k).

#### **Optimizations:**

- 1) Split along the KV sequence length to occupy the GPU with enough work
- already in FlashAttention-2 as Flash-Decoding. Reuse the same algorithm.
- 2) GQA packing: Pack multiple query heads into a single query tile.

#### Summary – FlashAttention-3

Fast and accurate attention optimized for modern hardware

Key algorithmic ideas: asynchrony, low-precision

- for inference: Split KV (Flash-Decoding) and GQA packing.

Upshot: faster training, better models with longer sequences

Code: <a href="https://github.com/Dao-AlLab/flash-attention">https://github.com/Dao-AlLab/flash-attention</a>

#### Building FlashAttention-3 with CUTLASS

Overall structure has three classes:

- 1. CollectiveMainloop for load and mma.
- 2. CollectiveEpilogue for store.
- 3. TileScheduler to manage work loop for persistent kernel.

Each class has its own set of kernel parameters

```
(to_underlying_arguments).
```

```
1 CollectiveMainloop collective_mainloop
  CollectiveEpilogue collective_epilogue
  if producer:
       reg_dealloc(LoadRegisterRequirement)
5
       work_tile = get_initial_work()
6
       while(work_tile.is_valid()):
           auto block_coord = work_tile_info.get_block_coord()
           collective_mainloop.load(block_coord)
8
9
           work_tile = get_next_work()
10 else:
       reg_alloc(MmaRegisterRequirement)
11
       work_tile = get_initial_work()
12
       while(work_tile.is_valid()):
13
           auto block_coord = work_tile_info.get_block_coord()
14
           Tensor t0r0 = collective_mainloop.mma(block_coord)
15
           collective_epilogue.store(t0r0, block_coord)
16
           work_tile = get_next_work()
17
```