Speaking Composable Kernel

Haocong Wang (Representing the Composable Kernel Team @AMD)

Courtesy: Chao Liu


July 20th, 2024



Agenda

- High GPU utilization is Challenging
- Composable Kernel
- Kernel customization
- ROCm Flash-Attention
- « Q&A







High GPU utilization is Challenging

Mapping custom AI workloads for high GPU utilization

- Complexity of GPU programming model
 - Complicated memory hierarchy, global memory, shared memory, register file, multiple-level cache...
 - Multiple types of compute units, VALU, DPP, matrix cores...
 - The rapid iteration of hardware, makes the above even harder for ordinary users, making it difficult to fully utilize the GPU's performance
- Highly customizable algorithms
 - CNN, high-dimensional, irregular image size, sophisticated mapping
 - Fused kernel, flash-attention for example, including multiple operations
 - The rapid development of machine learning has led to a surge in customized demands
- Developer productivity
 - Developers need a tool that is suitable for rapid development while also delivering high performance on GPU




Composable Kernel

Design Philosophies

- At the core: a programming paradigm for Performance, Productivity & Portability
 - Systematic & Self-sufficient, Support all tensor operators, Express all optimization techniques, abstract all hardwave
 - Composable & Reusable coding component
- User productivity
 - Optimized hierarchical API calls
 - C++ templated
- Vendor optimized high performance code

Key Abstractions in CK



Coordinate Transformation Primitives
Reduce algorithm complexity

Tile Programming
Intuitive & Productive programming interface




Coordinate Transformation Primitives

Abstraction

Transformed
Coordinate Space W


Naive Coordinate Space X

Raw Memory
Coordinate Space Y



Transformation function

$$\vec{x} = f(\vec{w})$$



Address y 123 124 125 126 127 234 235 236

Data 1.0 2.5 1.3 6.2 2.1 0.7 1.3 3.5

CK API


make_pad_transform()
make_merge_transform()
make_xor_transform()
make_passthrough_transform()
make_freeze_transform()
...

make_naive_tensor_view<>()

AddressSpaceEnum::Global AddressSpaceEnum::Lds AddressSpaceEnum::Vgpr...

InMemoryDataOperationEnum::Set InMemoryDataOperationEnum::AtomicAdd

Coordinate Transformation Primitives Implicit GEMM Convolution example



Im2Col Transformation Graph for Implicit GEMM Convolution


```
const auto a_n_hi_wi_c = make_naive_tensor_view_packed<AddressSpaceEnum::Global>(
                 p a img, make tuple(N, Hi, Wi, C), Number<32>{})
     const auto a n hip wip c = transform tensor view(
                 a_n_hi_wi_c,
                 make_tuple(make_pass_through_transform(N),
                            make pad transform(Hi, InLeftPadH, InRightPadH),
                            make pad transform(Wi, InLeftPadW, InRightPadW),
                            make_pass_through_transform(C)),
                 make tuple(Sequence<0>{}, Sequence<1>{}, Sequence<2>{}, Sequence<3>{}),
10
11
                 make_tuple(Sequence<0>{}, Sequence<1>{}, Sequence<2>{}, Sequence<3>{}));
12
13
     const auto a n y ho x wo c = transform tensor view(
14
         a_n_hip_wip_c,
15
         make_tuple(
16
             make_pass_through_transform(N),
             make embed transform(make tuple(Y, Ho), make tuple(ConvDilationH, ConvStride
17
18
             make_embed_transform(make_tuple(X, Wo), make_tuple(ConvDilationW, ConvStride
             make pass through transform(C)),
19
         make tuple(Sequence<0>{}, Sequence<1>{}, Sequence<2>{}, Sequence<3>{}),
20
         make_tuple(Sequence<0>{}, Sequence<1, 2>{}, Sequence<3, 4>{}, Sequence<5>{}));
21
22
23
     const auto src gemmm gemmk =
24
         transform_tensor_view(a_n_y_ho_x_wo_c,
                               make_tuple(make_merge_transform(make_tuple(N, Ho, Wo)),
25
26
                                          make merge transform(make tuple(Y, X, C))),
                               make_tuple(Sequence<0, 2, 4>{}, Sequence<1, 3, 5>{}),
27
                               make tuple(Sequence<0>{}, Sequence<1>{}));
28
```

Concise Im2Col implementation code with Coordinate Transformation Primitives




Tile Programming

- Goal: Non-compromised Productivity and Performance
 - Non-GPU experts can write functional kernels
 - GPU experts can hyper-optimize kernels
 - Architectural Independant code
- Design decision
 - Only tile level interface (both tensor operator and operand) to hide GPU complexity
 - Interface reflects conceptual data layout for math (not implementation)
 - Able to express all optimization
- Solution
 - Distributed Tensor Tile level view data structure regardless of private memory space
 - Generalize a set of reusable tile level operators and APIs
 - Policy To inject optimization




Tile Programming

Flash Attention forward pass example




```
// Sacc{j} = Q * K{j}
const auto s_acc =
    gemm0_pipeline(q_dram_window, k_dram_window, K0 / kK0PerBlock, smem_ptr);
// S{i}
const auto s =
    tile_elementwise_in(type_convert<SMPLComputeDataType, SaccDataType>, s_acc);
// m_local = rowmax(S{j})
auto m_local = block_tile_reduce<SMPLComputeDataType>(
    s, Sequence<1>{}, f_max, NumericLimits<SMPLComputeDataType>::Lowest());
block_tile_reduce_sync(m_local, f_max);
// m{j-1}
const auto m_old = m;
// m{j}
tile_elementwise_inout(
    [](auto& e0, auto e1, auto e2) { e0 = max(e1, e2); }, m, m_old, m_local);
// Pcompute{j}
auto p compute =
    make_static_distributed_tensor<SMPLComputeDataType>(s.GetTileDistribution());
constexpr auto p_spans = decltype(p_compute)::GetDistributedSpans();
sweep_tile_span(p_spans[I0], [&](auto idx0) {
    constexpr auto i_idx = make_tuple(idx0);
    sweep_tile_span(p_spans[I1], [&](auto idx1) {
        constexpr auto i_j_idx = make_tuple(idx0, idx1);
        p_compute(i_j_idx) = math::exp(s[i_j_idx] - m[i_idx]);
   });
});
// rowsum(Pcompute{j})
auto rowsum_p = block_tile_reduce<SMPLComputeDataType>(
    p_compute, Sequence<1>{}, f_sum, SMPLComputeDataType{0});
block_tile_reduce_sync(rowsum_p, f_sum);
```






Kernel customization



Pipeline


- Compose data movement and computation component
- Tile Programming API to provide Intuitive & Productive programming interface




Policy

- Optimization applied to specific pipeline
- Define data movement and computation component
- Coordinate Transformation Primitives to hide complexity


Vendor optimized kernel



User customized kernel



User customized kernel



ROCm Flash-Attention



ROCm Flash-Attention

In Register data


Intra-WGP Loop Algorithm 1 FLASHATTENTION **Require:** Matrices $Q, K, V \in \mathbb{R}^{N \times d}$ in HBM, on-chip SRAM of size M. 1: Set block sizes $B_c = \lceil \frac{M}{4d} \rceil$, $B_r = \min(\lceil \frac{M}{4d} \rceil, d)$. 2: Initialize $\mathbf{O} = (0)_{N \times d} \in \mathbb{R}^{N \times d}$, $\ell = (0)_N \in \mathbb{R}^N$, $m = (-\infty)_N \in \mathbb{R}^N$ in HBM. 3: Divide Q into $T_r = \left[\frac{N}{B_r}\right]$ blocks Q_1, \dots, Q_{T_r} of size $B_r \times d$ each, and divide K, V in to $T_c = \left[\frac{N}{B_c}\right]$ blocks $\mathbf{K}_1, \ldots, \mathbf{K}_{T_c}$ and $\mathbf{V}_1, \ldots, \mathbf{V}_{T_c}$, of size $B_c \times d$ each. 4: Divide \mathbf{O} into T_r blocks $\mathbf{O}_1, \dots, \mathbf{O}_{T_r}$ of size $B_r \times d$ each, divide ℓ into T_r blocks $\ell_1, \dots, \ell_{T_r}$ of size B_r each, divide m into T_r blocks m_1, \ldots, m_{T_r} of size B_r each. 5: **for** $1 \le j \le T_c$ **do** 6: Load K_i , V_i from HBM to on-chip SRAM. 7: for $1 \le i \le T_r$ do Load Q_i, O_i, ℓ_i, m_i from HBM to on-chip SRAM. On chip, compute $\mathbf{S}_{ij} = \mathbf{Q}_i \mathbf{K}_i^T \in \mathbb{R}^{B_r \times B_c}$. On chip, compute $\tilde{m}_{ij} = \text{rowmax}(\mathbf{S}_{ij}) \in \mathbb{R}^{B_r}$, $\tilde{\mathbf{P}}_{ij} = \exp(\mathbf{S}_{ij} - \tilde{m}_{ij}) \in \mathbb{R}^{B_r \times B_c}$ (pointwise), $\tilde{\ell}_{ij} = \exp(\mathbf{S}_{ij} - \tilde{m}_{ij})$ $\operatorname{rowsum}(\tilde{\mathbf{P}}_{ij}) \in \mathbb{R}^{B_r}$. On chip, compute $m_i^{\text{new}} = \max(m_i, \tilde{m}_{ij}) \in \mathbb{R}^{B_r}$, $\ell_i^{\text{new}} = e^{m_i - m_i^{\text{new}}} \ell_i + e^{\tilde{m}_{ij} - m_i^{\text{new}}} \tilde{\ell}_{ij} \in \mathbb{R}^{B_r}$. Write $\mathbf{O}_i \leftarrow \operatorname{diag}(\ell_i^{\text{new}})^{-1}(\operatorname{diag}(\ell_i)e^{m_i-m_i^{\text{new}}}\mathbf{O}_i + e^{\tilde{m}_{ij}-m_i^{\text{new}}}\tilde{\mathbf{P}}_{ij}\mathbf{V}_i)$ to HBM. Write $\ell_i \leftarrow \ell_i^{\text{new}}$, $m_i \leftarrow m_i^{\text{new}}$ to HBM. 14: end for 15: end for 16: Return O. \Rightarrow **Store to HBM Inter-WGP Load from HBM Parallelism** In Shared memory data P = softmax(S)

Impact

AMD Community > Blogs > AI > AMD Composable Kernel library: efficient fused ker...


AMD Composable Kernel library: efficient fused kernels for AI apps with just a few lines of code






Support AMD ROCm on FlashAttention 2 #1010





Training LLMs with AMD MI250 GPUs and MosaicML

With the release of PyTorch 2.0 and ROCm 5.4, we are excited to announce that LLM training works out of the box on AMD MI250 accelerators with zero code changes and at high performance!



Competitive performance claims and industry leading Inference performance on AMD Instinct MI300X

Accelerating Stable Diffusion Inference with ONNX Runtime





by Abhi Venigalla

Reference

1. Dao, Tri, Daniel Y. Fu, Stefano Ermon, Atri Rudra, and Christopher Ré. "FlashAttention: Fast and Memory-Efficient Exact Attention with IO-Awareness." arXiv, June 23, 2022. https://doi.org/10.48550/arXiv.2205.14135.

To get access of Composable Kernel:

https://github.com/ROCm/composable kernel

For Composable Kernel document:

https://rocm.docs.amd.com/projects/composable kernel/en/latest/

AMDGPU architecture document:

https://gpuopen.com/amd-gpu-architecture-programming-documentation/



Q&A

COPYRIGHT AND DISCLAIMER

©2024 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD Arrow logo, [insert all other AMD trademarks used in the material IN ALPHABETICAL ORDER here per AMD's Guidelines on Using Trademark Notice and Attribution] and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate releases, for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

THIS INFORMATION IS PROVIDED 'AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

AMDI