Илиян Кръстанов

Задача 1:

Модул:

```
1 module multiply (out, a, b);
2 output [3:0] out;
3   input [1:0] a;
4   input [1:0] b;
5   assign out = a * b;
7   endmodule
```


Тестбенч:

```
3 module multiply_TB();
4 wire [3:0] out;
5 reg [1:0] a;
 6 reg [1:0] b;
8 multiply dut (.out(out),
9
              .a(a),
              .b(b));
10
11 initial
12
     begin
13 #10 a = 0;
     b = 0;
14
15 #10 a = 1;
18
    b = 2;
19 #10 a = 3;
     b = 3;
20
21 #10 a = 1;
     b = 0;
22
23 #10 a = 0;
27 #10 a = 2;
28
      b = 1;
29 #200
    $finish;
30
31 end
32 endmodule
```

Симулация:

Name	Value		20 ns		40 ns	L	60 ns		80 ns	100 ns	120 ns	140 ns
▶ 📷 a[1:0]	2	(0	1	2	3	1	0	1				2
▶ ■ b[1:0]	1	0	1	2	3	0	1	2				1
▶ 🔜 out[3:0]	2	(0	1	4	9						2	

Задача 2:






Таблица на истинност:

b3	b2	b1	b0	a	b	С	d	e	f	g	
0	0	0	0	0	0	0	0	0	0	1	0
0	0	0	1	1	0	0	1	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0	2
0	0	1	1	0	0	0	0	1	1	0	3
0	1	0	0	1	0	0	1	1	0	0	4
0	1	0	1	0	1	0	0	1	0	0	5
0	1	1	0	0	1	0	0	0	0	0	6
0	1	1	1	0	0	0	1	1	1	1	7
1	0	0	0	0	0	0	0	0	0	0	8
1	0	0	1	0	0	0	0	1	0	0	9
1	0	1	0	0	0	0	1	0	0	0	Α
1	0	1	1	0	0	0	0	0	0	0	В
1	1	0	0	0	1	1	0	0	0	1	С
1	1	0	1	0	0	0	0	0	0	1	D
1	1	1	0	0	1	1	0	0	0	0	Е
1	1	1	1	0	1	1	1	0	0	0	F

(!a*!b*!c*!d) + (!a*!b*!c*d) + (!a*!b*c*!d) + (!a*!b*c*d) + (!a*!b*c*d) + (!a*b*!c*ld) + (!a*b*!c*d) + (!a*b*c*d) + (!a*b*c*ld) + (a*!b*!c*ld) + (a*!b*!c*ld) + (a*b*!c*ld) + (a*b*!c*ld) + (a*b*c*ld) + (a*b*c*ld

```
a = b3 + (b2 * b0) + (! b2 * ! b0) + b1 bout = (b3 * ! b1 * b0) + (! b3 * b1 * b0) + (! b3 * ! b1 * ! b0) + ! b2 c = (b3 * ! b2) + (! b3 * b2) + (! b3 * ! b1) + (! b3 * b0) + (! b1 * b0) d = (b3 * ! b1) + (! b3 * ! b2 * ! b0) + (b2 * b1 * ! b0) + (b2 * b1 * b0) + (b2 * b1 * b0) + (b2 * b1 * b0) + (b1 * l b0)
```

```
Модул:
```

```
module seven_segment_dec(a, bout, c, d, e, f, g, dot, b);
      input [3:0] b;
        output reg a, bout, c, d, e, f, g, dot;
        assign a = ^(b[3] \mid | (b[2] \&\& b[0]) \mid | (! b[2] \&\& ! b[0]) \mid | b[1]);
        assign bout = ~((b[3] && ! b[1] && b[0]) | | (! b[3] && b[1] && b[0]) | | (! b[3] && ! b[1] && ! b[0]) | | ! b[2]);
        assign c = ((b[3] \&\& ! b[2]) | | (! b[3] \&\& b[2]) | | (! b[3] \&\& ! b[1]) | | (! b[3] \&\& b[0]) | | (! b[1] \&\& b[0]));
        assign d = \sim ((b[3] \&\& ! b[1]) \mid | (! b[3] \&\& ! b[2] \&\& ! b[0]) \mid | (b[2] \&\& b[1] \&\& ! b[0]) \mid | (b[2] \&\& ! b[1] \&\& ! b[1]) \mid | (b[2] \&\& ! b[1] \&\& ! b[1]) \mid | (b[2] \&\& ! b[1])
 b[0]) || (!b[2] && b[1] && b[0]));
       assign e = ((b[3] \&\& b[2]) \mid (b[3] \&\& b[1]) \mid (!b[2] \&\& !b[0]) \mid (b[1] \&\& !b[0]));
       assign\ f = \sim ((b[3] \&\& !\ b[2])\ |\ |\ (b[3] \&\&\ b[1])\ |\ |\ (!\ b[3] \&\&\ b[2] \&\& !\ b[1])\ |\ |\ (b[2] \&\&\ !\ b[0])\ |\ |\ (!\ b[1] \&\&\ !\ b[1])\ |\ |\ (b[2] \&\&\ !\ b[0])\ |\ |\ (!\ b[1] \&\&\ !\ b[1])\ |\ |\ (b[2] \&\&\ !\ b[0])\ |\ |\ (!\ b[1] \&\&\ !\ b[1])\ |\ |\ (!\ b[1] \&\&\ !\ b[1] \&\&\ !\ b[1])\ |\ |\ (!\ b[1] \&\&\ !\ b[1] \&\&\ !\ b[1] \&]\ |\ (!\ b[1] \&\&\ !\ b[1] \&)\ |\ (!\ b[1
       assign g = ((b[3] \&\& ! b[2]) || (b[3] \&\& b[1]) || (! b[3] \&\& b[2] \&\& ! b[1]) || (! b[2] \&\& b[1]) || (b[1] \&\& ! b[1]) || (b[1
b[0]));
       assign dot = ~(! b[3] || (! b[2] && ! b[1]));
Тестбенч:
 endmodule
 module seven_segment_dec_TB();
      reg [3:0] b;
       wire a, bout, c, d, e, f, g, dot;
        seven_segment_dec ist_1(a, bout, c, d, e, f, g, dot, b);
        initial begin
              $dumpfile("out.vcd");
               $dumpvars(1, seven_segment_dec_TB);
              b = 4'b0000;
        end
        initial begin
               #40;
               while(b!=4'b1111) begin
                     b = b + 4'b0001;
                      #40;
```

end

end

endmodule

