

Илиян Кръстанов

Задача 1:

Модул:

```
1 module multiply (out, a, b);
2   output [3:0] out;
3   input  [1:0] a;
4   input  [1:0] b;
5
6   assign out = a * b;
7
8 endmodule
```

Тестбенч:

```
3 module multiply_TB();
4   wire [3:0] out;
5   reg [1:0] a;
6   reg [1:0] b;
7
8   multiply dut (.out(out),
9               .a(a),
10              .b(b));
11
12   initial
13   begin
14     #10 a = 0;
15     b = 0;
16     #10 a = 1;
17     b = 1;
18     #10 a = 2;
19     b = 2;
20     #10 a = 3;
21     b = 3;
22     #10 a = 1;
23     b = 0;
24     #10 a = 0;
25     b = 1;
26     #10 a = 1;
27     b = 2;
28     #10 a = 2;
29     b = 1;
30     #200
31     $finish;
32   end
33 endmodule
```

Симулация:

Name	Value	20 ns	40 ns	60 ns	80 ns	100 ns	120 ns	140 ns
a[1:0]	2	0	1	2	3	1	0	1
b[1:0]	1	0	1	2	3	0	1	2
out[3:0]	2	0	1	4	9	0		2

Задача 2:





Таблица на истинност:

b3	b2	b1	b0	a	b	c	d	e	f	g	
0	0	0	0	0	0	0	0	0	0	1	0
0	0	0	1	1	0	0	1	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0	2
0	0	1	1	0	0	0	0	1	1	0	3
0	1	0	0	1	0	0	1	1	0	0	4
0	1	0	1	0	1	0	0	1	0	0	5
0	1	1	0	0	1	0	0	0	0	0	6
0	1	1	1	0	0	0	1	1	1	1	7
1	0	0	0	0	0	0	0	0	0	0	8
1	0	0	1	0	0	0	0	1	0	0	9
1	0	1	0	0	0	0	1	0	0	0	A
1	0	1	1	0	0	0	0	0	0	0	B
1	1	0	0	0	1	1	0	0	0	1	C
1	1	0	1	0	0	0	0	0	0	1	D
1	1	1	0	0	1	1	0	0	0	0	E
1	1	1	1	0	1	1	1	0	0	0	F

$$\begin{aligned} & (!a^*!b^*!c^*!d) + (!a^*!b^*!c^*d) + (!a^*!b^*c^*!d) + (!a^*!b^*c^*d) + (!a^*b^*!c^*!d) + (!a^*b^*!c^*d) + (!a^*b^*c^*!d) + \\ & (!a^*b^*c^*d) + (a^*!b^*!c^*!d) + (a^*!b^*!c^*d) + (a^*!b^*c^*!d) + (a^*!b^*c^*d) + (a^*b^*!c^*!d) + (a^*b^*!c^*d) + (a^*b^*c^*!d) + \\ & (a^*b^*c^*d) \end{aligned}$$
$$\begin{aligned} a &= b_3 + (b_2 * b_0) + (! b_2 * ! b_0) + b_1 \text{ bout} = (b_3 * ! b_1 * b_0) + (! b_3 * b_1 * b_0) + (! b_3 * ! b_1 * ! b_0) + ! b_2 c = (b_3 * ! b_2) + (! b_3 * b_2) + (! b_3 * ! b_1) + (! b_3 * b_0) + (! b_1 * b_0) \\ d &= (b_3 * ! b_1) + (! b_3 * ! b_2 * ! b_0) + (b_2 * b_1 * ! b_0) + (b_2 * ! b_1 * b_0) + (! b_2 * b_1 * b_0) \\ e &= (b_3 * b_2) + (b_3 * b_1) + (! b_2 * ! b_0) + (b_1 * ! b_0) \\ f &= (b_3 * ! b_2) + (b_3 * b_1) + (! b_3 * b_2 * ! b_1) + (b_2 * ! b_0) + (! b_1 * ! b_0) \\ g &= (b_3 * ! b_2) + (b_3 * b_1) + (! b_3 * b_2 * ! b_1) + (! b_2 * b_1) + (b_1 * ! b_0) \end{aligned}$$

Модул:

```
module seven_segment_dec(a, bout, c, d, e, f, g, dot, b);

input [3:0] b;

output reg a, bout, c, d, e, f, g, dot;

assign a = ~(b[3] || (b[2] && b[0]) || (! b[2] && ! b[0]) || b[1]);

assign bout = ~((b[3] && ! b[1] && b[0]) || (! b[3] && b[1] && b[0]) || (! b[3] && ! b[1] && ! b[0]) || ! b[2]);

assign c = ~((b[3] && ! b[2]) || (! b[3] && b[2]) || (! b[3] && ! b[1]) || (! b[3] && b[0]) || (! b[1] && b[0]));

assign d = ~((b[3] && ! b[1]) || (! b[3] && ! b[2] && ! b[0]) || (b[2] && b[1] && ! b[0]) || (b[2] && ! b[1] && b[0]) || (! b[2] && b[1] && b[0]));

assign e = ~(b[3] && b[2]) || (b[3] && b[1]) || (! b[2] && ! b[0]) || (b[1] && ! b[0]);

assign f = ~(b[3] && ! b[2]) || (b[3] && b[1]) || (! b[3] && b[2] && ! b[1]) || (b[2] && ! b[0]) || (! b[1] && ! b[0]);

assign g = ~((b[3] && ! b[2]) || (b[3] && b[1]) || (! b[3] && b[2] && ! b[1]) || (! b[2] && b[1]) || (b[1] && ! b[0]));

assign dot = ~(! b[3] || (! b[2] && ! b[1]));
```

Тестбенч:

```
endmodule

module seven_segment_dec_TB();

reg [3:0] b;

wire a, bout, c, d, e, f, g, dot;

seven_segment_dec ist_1(a, bout, c, d, e, f, g, dot, b);

initial begin

    $dumpfile("out.vcd");

    $dumpvars(1, seven_segment_dec_TB);

    b = 4'b0000;

end

initial begin

    #40;

    while(b!=4'b1111) begin

        b = b + 4'b0001;

        #40;
```

```
    end
end
endmodule
```

