


# **Transistor Worksheet**







Transistor - NPN FET



#### Logic — NMOS/PMOS Inverter vs CMOS Inverter




## Fabrication — The CMOS process



## **Transistor Lab**


#### Passive Electronic Circuit

Build a voltage divider using a potentiometer.



Test the circuit.

$$V_{out} = V_{in} * \frac{R2}{(R1 + R2)}$$



### Transistor Circuit - NPN FET

Use the voltage divider you designed above to measure the *Gate Threshold* voltage for an NPN MOSEFT (IRF510).

Draw test circuit here

Plot  $I_{DS}$  vs.  $V_{GS}$  here



### Challenge

Build the circuit below. Use an audio signal as input.

