YSC3242: Parallel, Concurrent and Distributed Programming

Concurrent Objects
Part 2


Formal Model of Executions


- Define precisely what we mean
 - Ambiguity is bad when intuition is weak
- Allow reasoning
 - Formal
 - But mostly informal
 - In the long run, actually more important


Split Method Calls into Two Events

- Invocation
 - method name & args
 - -q.enq(x)
- Response
 - result or exception
 - -q.enq(x) returns void
 - -q.deq() returns x
 - -q.deq() throws empty


A q.enq(x)











A q: void












History - Describing an Execution

```
A q.enq(3)
A q:void
A q.enq(5)
H = B p.enq(4)
B p:void
B q.deq()
B q:3
Sequence of invocations and responses
```

Definition

Invocation & response match if



Object Projections

```
A q.enq(3)
A q:void
B p.enq(4)
B p:void
B q.deq()
B q:3
```

Object Projections

```
A q.enq(3)
A q:void
H|q =
B q.deq()
B q:3
```

Thread Projections

```
A q.enq(3)
A q:void
B p.enq(4)
B p:void
B q.deq()
B q:3
```

Thread Projections

```
H|B = B p.enq(4)
B p:void
B q.deq()
B q:3
```

```
A q.enq(3)
A q:void
A q.enq(5)
H = B p.enq(4)
B p:void
B q.deq()
B q:3

An invocation is pending if it has no matching response
```

```
A q.enq(3)
A q:void
A q.enq(5)
H = B p.enq(4)
B p:void
B q.deq() May or may not have
B q:3 taken effect
```

```
A q.enq(3)
A q:void
A q.enq(5)
H = B p.enq(4)
B p:void
B q.deq()
B q:3 discard pending invocations
```

```
A q.enq(3)
A q:void


Complete(H) = B p.enq(4)
B p:void
B q.deq()
B q:3
```


```
A q.enq(3)
A q:void
B p.enq(4)
B p:void
B q.deq()
B q:3
A q:enq(5)
```

```
match
A q.enq(3)
A q:void
 p.enq(4)
B p:void
B q.deq()
B q:3
A q:enq(5)
```

```
match
A q.enq(3)
A q:void
                  match
 p.enq(4)
  p:void
 q.deq()
B q:3
A q:enq(5)
```

```
match
A q.enq(3)
A q:void
                   match
  p.enq(4)
  p:void
                   match
  q.deq()
  q:3
A q:enq(5)
```





Well-Formed Histories

```
A q.enq(3)
B p.enq(4)
B p:void
H= B q.deq()
A q:void
B q:3
```

Well-Formed Histories

```
Per-thread projections
sequential
A q.enq(3)
B p.enq(4)
B p.enq(4)
B p:void
B p:void
H= B q.deq()
A q:void
B q:3
```

Well-Formed Histories

```
Per-thread projections
                          B p.enq(4)
     sequential
                    H|B= B p:void
                      B q.deq()
   A q.enq(3)
                          B q:3
    B p.enq(4)
    B p:void
H= B q.deq()
   A q:void
                    H|A= A q.enq(3)
A q:void
    B q:3
```

Equivalent Histories

```
Threads see the same \begin{cases} H \mid A = G \mid A \\ H \mid B = G \mid B \end{cases}
A q.enq(3)
                                           A q.enq(3)
B p.enq(4)
B p:void
B q.deq()
A q:void
                                           A q:void
                                          B p.enq(4)
B p:void
                                           B q.deq()
```


Sequential Specifications

- A sequential specification is some way of telling whether a
 - Single-thread, single-object history
 - Is legal
- For example:
 - Pre and post-conditions
 - But plenty of other techniques exist

Legal Histories

- A sequential (multi-object) history H is legal if
 - For every object x
 - H|x is in the sequential spec for x
 - Not talking about threads now!


Precedence



Non-Precedence


```
A q.enq(3)
B p.enq(4)
B p.void
B q.deq()
A q:void
B q:3
```

Some method calls overlap one another



Notation

- Given
 - History H
 - method executions m₀ and m₁ in H
- We say $m_0 \rightarrow_H m_1$, if
 - m₀ precedes m₁
- Relation $m_0 \rightarrow_H m_1$ is a
 - Partial order
 - Total order if H is sequential




Linearizability

- History H is *linearizable* if it can be extended to G by
 - Appending zero or more responses to pending invocations
 - Discarding other pending invocations
- So that G is equivalent to
 - Legal sequential history S
 - where $\rightarrow_{\mathbf{G}} \subset \rightarrow_{\mathbf{S}}$


Remarks

- Some pending invocations
 - Took effect, so keep them
 - Discard the rest
- Condition $\rightarrow_{\mathsf{G}} \subset \rightarrow_{\mathsf{S}}$
 - Means that S respects "real-time order" of G


Ensuring $\rightarrow_{\mathsf{G}} \subset \rightarrow_{\mathsf{S}}$




```
A q.enq(3)
B q.enq(4)
B q:void
B q.deq()
B q:4
B q:enq(6)
```




```
q.enq(3)
                           Complete this
    q.enq(4)
                             pending
  B q:void
                            invocation
  B q.deq()
  B q:4
  B q:enq(6)
A q.enq(3)
                          B q.enq(6)
B q.enq(4)
             B q.deq(3)
            time
                                        44
```






```
A q.enq(3)
  Bq.enq(4)
  B q:void
  B q.deq()
  B q:4
  A q:void
              A q.enq(3)
B q.enq(4)
             B q.deq(4)
            time
                                       47
```

```
A q.enq(3)
B q.enq(4)
B q:void
B q.deq()
B q:4
A q:void
```




```
A q.enq(3)
B q.enq(4)
B q.enq(4)
B q:void
A q.enq(3)
B q.deq()
A q:void
B q:4
B q:void
B q:4
B q:4
B q:4
```



Equivalent sequential history

```
A q.enq(3)
B q.enq(4)
B q:void
B q.deq()
B q:4
A q:void
```

```
B q.enq(4)
B q:void
A q.enq(3)
A q:void
B q.deq()
B q:4
```



Why Does Composability Matter?

- Modularity
- Can prove linearizability of objects in isolation
- Can compose independently-implemented objects
 - A history of two linearizable objects is linearizable

Reasoning About Linearizability: Locking

```
head
def deq() : T = \{
                                                  capacity-1
  myLock.lock()
  try {
    if (tail == head) {
      throw EmptyException
    val x = items(head % items.length)
    head = head + 1
    X
  } finally {
    myLock.unlock()
```

Reasoning About Linearizability: Locking

```
head
                                                                tail
def deq() : T = \{
                                                  capacity-1
  myLock.lock()
  try {
    if (tail == head) {
      throw EmptyException
    val x = items(head % items.length)
    head = head + 1
    finally {
    myLock.unlock()
                             Linearization points
                             are when locks are
                                   released
```

More Reasoning: Wait-free

```
class LockFreeQueue[T: ClassTag] (val capacity: Int) {
                                                        capacity-1
  @volatile
  private var head, tail: Int = 0
  private val items = new Array[T] (capacity)
  def enq(x: T): Unit = {
    if (tail - head == items.length) throw FullException
    items(tail % items.length) = x
    tail = tail + 1
  def deq(): T = {
    if (tail == head) throw EmptyException
    val x = items(head % items.length)
   head = head + 1
    X
```

More Reasoning: Wait-free

```
Remember that there
Is only one enqueuer
and only one dequeuer
                      s = new Array[T](capacity)
               (x: T): Uni Linearization order is order head
                            and tail fields modified
          tail = tail +
         def deq(): T
                         throw EmptyException
                         % items.length)
          head = head + 1
```

Strategy

- Identify one atomic step where method "happens"
 - Critical section
 - Machine instruction
- Doesn't always work
 - Might need to define several different steps for a given method

Linearizability: Summary

- Powerful specification tool for shared objects
- Allows us to capture the notion of objects being "atomic"
- Don't leave home without it

Alternative: Sequential Consistency

- History H is Sequentially Consistent if it can be extended to G by
 - Appending zero or more responses to pending invocations
 - Discarding other pending invocations
- So that G is equivalent to a
 - Legal sequential history S
 - − Where →G ⊂ →S


Differs from linearizability


Sequential Consistency

- No need to preserve real-time order
 - Cannot re-order operations done by the same thread
 - Can re-order non-overlapping operations done by different threads
- Often used to describe multiprocessor memory architectures




time







time




















Theorem


Sequential Consistency is not composable

FIFO Queue Example




time

FIFO Queue Example




time

FIFO Queue Example




H|p Sequentially Consistent




time

H|q Sequentially Consistent




time

Ordering imposed by p




time

Ordering imposed by q




time

Ordering imposed by both




Combining orders




Fact


- Most hardware architectures don't support sequential consistency
- Because they think it's too strong
- Here's another story ...




time



- Each thread's view is sequentially consistent
 - It went first



- Entire history isn't sequentially consistent
 - Can't both go first



- Is this behavior really so wrong?
 - We can argue either way …

Opinion: It's Wrong

- This pattern
 - Write mine, read yours
- Is exactly the flag principle
 - Beloved of Alice and Bob
 - Heart of mutual exclusion
 - Peterson
 - Bakery, etc.
- It's non-negotiable!

Peterson's Algorithm

```
def lock(): Unit = {
  flag(i) = true
 victim = i
 while (flag(1 - i) && victim == i) {}
def unlock(): Unit = {
 val i = ThreadID.get
  flag(i) = false
```

Crux of Peterson Proof

- (1) write_B(flag[B]=true) \rightarrow
- (3) write_B(victim=B) \rightarrow
- (2) write_A(victim=A) \rightarrow read_A(flag[B])
 - \rightarrow read_A(victim)

Crux of Peterson Proof

```
(1) write_B(flag[B]=true) \rightarrow
```

- (3) write_B(victim=B) \rightarrow
- (2) write_A(victim=A) \rightarrow read_A(flag[B])
 - → read_A(victim)

Observation: proof relied on fact that if a location is stored, a later load by some thread will return this or a later stored value.

Opinion: But It Feels So Right ...

- Many hardware architects think that sequential consistency is too strong
- Too expensive to implement in modern hardware
- OK if flag principle
 - violated by default
 - Honored by explicit request

Hardware Consistency

Initially, a = b = 0.

```
Processor 0
mov 1, a ;Store
mov b, %ebx ;Load
```

```
Processor 1
mov 1, b ;Store
mov a, %eax ;Load
```

What are the final possible values of %eax and %ebx after both processors have executed?

Sequential consistency implies that no execution ends with %eax= %ebx = 0

Hardware Consistency

- No modern-day processor implements sequential consistency.
- Hardware actively reorders instructions.
- Compilers may reorder instructions, too.
- · Why?
- Because most of performance is derived from a single thread's unsynchronized execution of code!

This is known as Weak (Relaxed) Memory Semantics

Weak-Memory Instruction Reordering

```
mov 1, a ;Store mov b, %ebx ;Load mov 1, a ;Store
```

Program Order

Execution Order

- Q. Why might the hardware or compiler decide to reorder these instructions?
- A. To obtain higher performance by covering load latency instruction-level parallelism.

Weak-Memory Instruction Reordering


```
mov 1, a ;Store mov b, %ebx ;Load mov 1, a ;Store
```

Program Order

Execution Order

- Q. When is it safe for the hardware or compiler to perform this reordering?
- A. When $a \neq b$.
- A'. And there's no concurrency.

Hardware Reordering



- Processor can issue stores faster than the network can handle them ⇒ store buffer.
- Loads take priority, bypassing the store buffer.
- Except if a load address matches an address in the store buffer, the store buffer returns the result.

X86 Relaxed Memory Model

Thread's Code



- 1. Loads are *not* reordered with loads.
- 2. Stores are not reordered with stores.
- 3. Stores are *not* reordered with prior loads.)
- 4. A load *may* be reordered with a prior store to a different location but *not* with a prior store to the same location.
- 5. Stores to the same location respect a global total order.

X86 Relaxed Memory Model

Thread's Code Store1 Loads are not reordered with loads. Stores are not reordered with stores. Store2 3. **Total Store Ordering (TSO)** Load1 ...weaker than sequential Load2 rior consistency Store3 a prior store to the same location. Store4 Stores to the same location respect a Load3 global total order. OK! Load4 Load5



Memory Barriers (Fences)

- A memory barrier (or memory fence) is a hardware action that enforces an ordering constraint between the instructions before and after the fence.
- A memory barrier can be issued explicitly as an instruction (x86: mfence)
- The typical cost of a memory fence is comparable to that of an L2-cache access.

X86 Relaxed Memory Model

global total order.

Thread's Code

Store1 Store2 Load1 Load2 Store3 Store4 **Barrier** Load3 Load4 Load5

```
    Loads
    Store
    Store loads
    A loads
    A loads
    with a present to the same location.
    Loads
    Store loads
    Total Store Ordering + properly placed memory barriers
    sequential consistency
    with a present to the same location respect a
```

Memory Barriers

- Explicit Synchronization
- Memory barrier will
 - Flush write buffer
 - Bring caches up to date
- Compilers often do this for you
 - Entering and leaving critical sections

Java/Scala Volatile Variables

- In Java, can ask compiler to keep a variable up-to-date by declaring it volatile
- In Scala, use @volatile annotation
- Adds a memory barrier after each store
- Inhibits reordering, removing from loops, & other "compiler optimizations"

Demo: Realistic Locks

Summary: Real-World

- Hardware weaker than sequential consistency
- Can get sequential consistency at a price
- Linearizability better fit for high-level software

Linearizability

- Linearizability
 - Operation takes effect instantaneously between invocation and response
 - Uses sequential specification, locality implies composablity

Summary: Correctness

- Sequential Consistency
 - Not composable
 - Harder to work with
 - Good way to think about hardware models
- We will use linearizability as our consistency condition in the remainder of this course unless stated otherwise



This work is licensed under a <u>Creative Commons Attribution-</u> ShareAlike 2.5 License.

- You are free:
 - to Share to copy, distribute and transmit the work
 - to Remix to adapt the work
- Under the following conditions:
 - Attribution. You must attribute the work to "The Art of Multiprocessor Programming" (but not in any way that suggests that the authors endorse you or your use of the work).
 - Share Alike. If you alter, transform, or build upon this work, you may
 distribute the resulting work only under the same, similar or a compatible
 license.
- For any reuse or distribution, you must make clear to others the license terms of this work. The best way to do this is with a link to
 - http://creativecommons.org/licenses/by-sa/3.0/.
- Any of the above conditions can be waived if you get permission from the copyright holder.
- Nothing in this license impairs or restricts the author's moral rights.