



Dhirubhai Ambani Institute of Information
and Communication Technology


EL114

Digital Logic Design

Dr. Yash Agrawal
Assistant Professor,
DA-IICT, Gandhinagar

Introduction

Combinational logic Circuit



Dr. Yash Agrawal @ DA-IICT Gandhinagar

2

Multiplexer (MUX)


Multiplexer:

Many inputs to One output.

The inputs are selected based on the select line(s).

The inputs are in the form of 2^n , where n is the select line.

Used in many switching applications, implementing logic.




Dr. Yash Agrawal @ DA-IICT Gandhinagar

3

Multiplexer Example

2:1 Multiplexer:




Dr. Yash Agrawal @ DA-IICT Gandhinagar

4

Multiplexer Example

2:1 Multiplexer:



Number of Inputs = 4 (E, S, I₁, I₀)



Number of Input Combinations = $2^4 = 16$

Please Note: Enable is optional. And Many MUX may not have Enable input.

Inputs of 2:1 MUX				Output of MUX
E	S	I ₁	I ₀	Y
0	0	0	0	z
0	0	0	1	z
0	0	1	0	z
0	0	1	1	z
0	1	0	0	z
0	1	0	1	z
0	1	1	0	z
0	1	1	1	z
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

First Step:
Truth Table Formation

Determined number
of inputs to be 4

Determined number
of outputs to be 1

2:1 Multiplexer

Second Step:
Determining Boolean Expression
(For this K-map can be used)

K-map and Boolean Expression
determination for Y

		I ₁ I ₀			
		00	01	11	10
ES	00	m0	m1	m3	m2
	01	m4	m5	m7	m6
11	11	m12	m13	1	1
	10	m8	m9	1	m10


$$Y = ES'I_0 + ESI_1$$

Inputs of 2:1 MUX				Output of MUX
E	S	I ₁	I ₀	Y
0	0	0	0	z
0	0	0	1	z
0	0	1	0	z
0	0	1	1	z
0	1	0	0	z
0	1	0	1	z
0	1	1	0	z
0	1	1	1	z
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

2:1 Multiplexer


Third Step:
Realization of Boolean Expression by Logic Gates

$$Y = ES'I_0 + ESI_1$$



Multiplexer Example


4:1 Multiplexer:



Please Note: Here Enable is not shown. However, in practical ICs Enable input shall be present.

Multiplexer Example

4:1 Multiplexer:



Number of Inputs = 6 ($S_1, S_0, I_3, I_2, I_1, I_0$)



Number of Input Combinations = $2^6 = 64$

4:1 Multiplexer

First Step: Truth Table Formation

Number of Input Combinations = $2^6 = 64$



Its huge to tabulate, hence can be concisely given as

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

4:1 Multiplexer

Second Step: Determining Boolean Expression

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3




$$Y = S_1'S_0'I_0 + S_1'S_0I_1 + S_1S_0'I_2 + S_1S_0I_3$$

4:1 Multiplexer

Third Step:


Realization of Boolean Expression by Logic Gates

$$Y = S_1'S_0'I_0 + S_1'S_0I_1 + S_1S_0'I_2 + S_1S_0I_3$$



Multiplexer Example

8:1 Multiplexer:



8:1 Multiplexer

First Step:

Truth Table Formation

S ₂	S ₁	S ₀	Y
0	0	0	I ₀
0	0	1	I ₁
0	1	0	I ₂
0	1	1	I ₃
1	0	0	I ₄
1	0	1	I ₅
1	1	0	I ₆
1	1	1	I ₇

8:1 Multiplexer

Second Step:

Determining Boolean Expression


S ₂	S ₁	S ₀	Y
0	0	0	I ₀
0	0	1	I ₁
0	1	0	I ₂
0	1	1	I ₃
1	0	0	I ₄
1	0	1	I ₅
1	1	0	I ₆
1	1	1	I ₇




$$Y = S_2'S_1'S_0'I_0 + S_2'S_1'S_0I_1 + S_2'S_1S_0'I_2 + S_2'S_1S_0I_3 + S_2S_1'S_0'I_4 + S_2S_1'S_0I_5 + S_2S_1S_0'I_6 + S_2S_1S_0I_7 +$$

Third Step: Realization of Boolean Expression by Logic Gates

$$Y = S_2'S_1'S_0'I_0 + S_2'S_1'S_0'I_1 + S_2'S_1'S_0'I_2 + S_2'S_1'S_0'I_3 + S_2'S_1'S_0'I_4 + S_2'S_1'S_0'I_5 + S_2'S_1'S_0'I_6 + S_2'S_1'S_0'I_7 +$$



Implement 8:1 Multiplexer using 4:1 Multiplexer



4:1 MUX


4 Inputs
2 Select lines
1 Output

8:1 MUX

8 Inputs
3 Select lines
1 Output

Implement 8:1 Multiplexer using 4:1 Multiplexer


To implementing 8:1 MUX using 4:1 MUX, Enable signal can be utilized



Numerical

1. Implement the following Boolean Function using 8:1 MUX.

$$f(A, B, C) = \sum m(1, 3, 5, 6)$$



2. Implement the following Boolean Function using 4:1 MUX (without using any Enable signal).

$$f(A, B, C) = \Sigma m(1, 3, 5, 6)$$

First Step:
Truth Table Formation

A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

2. Implement the following Boolean Function using 4:1 MUX (without using any Enable signal).

$$f(A, B, C) = \Sigma m(1, 3, 5, 6)$$

A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Second Step:
Implementation Table Formation

BC	I ₀	I ₁	I ₂	I ₃
A				
0	0	1	2	3
1	4	5	6	7
	0	1	A	A'

Rules:

Scan Each column

1. If No Circle – Place '0'
2. If All Circles – Place '1'
3. If Single Circle – Place corresponding A/A'


Please Note: Implementation table is different from K-Map.

2. Implement the following Boolean Function using 4:1 MUX (without using any Enable signal).

$$f(A, B, C) = \Sigma m(1, 3, 5, 6)$$

Third Step:
Realize the circuit

BC	I ₀	I ₁	I ₂	I ₃
A				
0	0	1	2	3
1	4	5	6	7
	0	1	A	A'



1. Implement the following Boolean Function using 8:1 MUX (without using any Enable signal).

$$f(P, Q, R, S) = \Sigma m(0, 1, 3, 4, 8, 9, 15)$$