

CA#5


Erfan Falahati - 810102491

Sadegh Samadi - 810102588


Run and Test Sample1 (`MinResourceLatencyConstrained`)

```
erfan@erfan-falahati:~/Desktop/Fall1404/CAD/git/CAD/CA5/Codes$ python3 main.py ./samples/sample1/
erfan@erfan-falahati:~/Desktop/Fall1404/CAD/git/CAD/CA5/Codes$ _
```


DFG



Scheduled DFG



Test Bench Result




```
# ------------------------------------------------
# Simulation Finished
# Inputs: i1=        10, i2=        20, i3=         5
# Expected Result: 100
# Actual Result:          100
# TEST PASSED
# ------------------------------------------------
```


Run and Test Sample2 (`MinResourceLatencyConstrained`)

```
erfan@erfan-falahati:~/Desktop/Fall1404/CAD/git/CAD/CA5/Codes$ python3 main.py ./samples/sample2/
erfan@erfan-falahati:~/Desktop/Fall1404/CAD/git/CAD/CA5/Codes$ _
```


DFG



Scheduled DFG




Test Bench Result




```
# ------------------------------------------------
# Simulation Finished
# Inputs: i1=        20, i2=         5, i3=        30
# Expected Result: 25
# Actual Result:           25
# TEST PASSED
# ------------------------------------------------
```

Run and Test Sample3 (`MinLatencyResourceConstrained`)


DFG



Scheduled DFG



Test Bench Result




```
# ------------------------------------------------
# Simulation Finished
# Inputs: i1=         10, i2=          6
# Expected Result: 80
# Actual Result:           80
# TEST PASSED
# ------------------------------------------------
```