

Table of Contents	
2	Notes
3	DDR
4	IFC BUS
5	CPU MISC & MBED
6	ETHERNET RGMII & 1588
7	ETHERNET SGMII
8	SERDES & CLK
9	SDHC & USB
10	CPLD & DIP SW
11	CPU POWER
12	POWER SUPPLY (3.3V & MISC)
13	POWER SUPPLY (VR500 PMIC)
14	TWR-ELEV CON
15	2D-ACE

Revision History	
Rev	
X1	TWR-LS1021A draft revision for Rev2.0 LS1021A/LS1020A silicon 1. Change PWR Solution by FSL parts 2. Support deep-sleep 3. Changed NOR flash to MT28EW01GABA1HJS-OSIT 4. Changed IFC_ADDR[16:18] connection from SOC to NOR directly. 5. Added IFC_ADDR[15] to ELEV D76 pin 6. Added C363 for USB_HVDD filter circuit.
A	No circuit change only upgrade document revision.
B	1. Remove mux part U39, U38 and C331, C348; 2. Change SATA connector to Molex 67800-5025. 3. Add J24 SATA PWR. 4. Add U54, U55 INA220 instead of LTC2945 current monitor. 5. RGMII_PHY_INT_N_18 go through CPLD then to SOC INT. 6. Asleep LED driver changed to always ON +3V3_PMIC 7. Connect IRQ_C from ELEV to CPLD. 8. R746 changed to 47ohm.

Revisions			
Rev	Description	Date	Approved
X1	Original Release	Dec 05, 2014	Tom Sun
A	RevA Final Release	Jan 20, 2015	Tom Sun
B	RevB Final Release	May 29, 2015	Tom Sun

Copyright 2015, by Freescale.

The enclosed files are for reference purposes only and are not warranted as to suitability for any other purposes.

Copyright Freescale, 1999-2015 ALL RIGHTS RESERVED

You are hereby granted a copyright license to use, modify the enclosed PCB layout and/or Schematics files, soley in conjunction with the development and marketing of your products whitch use and incorporate microprocessors whitch implement the PowerPC(TM) architecture manufactured by Freescale.


No licenses are granted by implication, estoppels or otherwise under any patents or trademarks of Freescale.





These files are provided on an "AS IS" basis and without warranty. To the maximum extent permitted by applicable law, FREESCALE DISCLAIMS ALL WARRANTIES WHETHER EXPRESS OR IMPLIED, INCLUDING IMPLIED WARRANTIES OF MECHANTABILTY OR FITNESS FOR A PARTICULAR PURPOSE AND ANY WARRANTY AGAINST INFRINGEMENT WITH REGARD TO THE DESIGN FILES (INCLUDING ANY ANY MODIFIED VERSIONS THEREOF) AND ANY ACCOMPANYING WRITTEN MATERIALS.


To the maximum extent permitted by applicable law, IN NO EVENT SHALL FREESCALE BE LIABLE FOR ANY DAMAGES WHATSOEVER (INCLUDING WITHOUT LIMITATION, DAMAGES FOR LOSS OF BUSINESS PROFITS, BUSINESS INTERRUPTION, LOSS OF BUSINESS INFORMATION, OR OTHER PECUNIARY LOSS) ARISING OF THE USE OR INABILITY TO USE THESE DESIGN FILES.


Freescale assumes no responsibility for the maintenance and support of the PCB design files.


TWR-LS1021A-PB



 freescale		Digital Networking Product Group 6601 William Cannon Drive West Austin, TX 78755-8598	
This document contains information proprietary to Freescale and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale.			
ICAP Classification:		FCP:	FIUQ: PUBL: X
Designer: Gan Fulian/B27268	Drawing Title: TWR-LS1021A-PB		
Drawn by: Gan Fulian/B27268	Page Title: COVER PAGE		
Approved: Tom Sun	Size C	Document Number SCH-28673 PDF: SPF-28673	Rev B
Date:	Sunday, May 31, 2015	Sheet 1 of 15	














[illegible][illegible]



FS1	FS0	SYSCLK (MHz)
0	0	66.66
0	1	100
1	0	80
1	1	83.33

↳ *LS1021A default*



