

Table of Contents	
1	TABLE OF CONTENTS/REVISION HISTORY
2	BLOCK DIAGRAM
3	PCB STACKUP
4	POWER ENTRY 12V
5	PoE (POWER OVER ETHERNET)
6	POWER SUPPLY : 5V & 3.3V-HI
7	BATTERY CHARGER & 3.3V LO PS
8	POWER : FET MUX FOR 3.3V
9	VR5100
10	LS1012 DDR3L CONTROLLER & MEMORY
11	LS1012 INTERFACES
12	LS1012: USB3.0 w/ AB CONNECTOR & XTAL
13	LS1012 POWER
14	MINI PEX & SATA
15	SGMII
16	RGMII & SAI : MUX & PHY(PoE)
17	I2C DEVICES
18	JTAG & UART
19	SDHC2 MUX & eMMC MEMORY
20	QSPI MEMORY & SD CONNECTOR
21	CMSISDAP (K22 MCU)
22	KW41 MCU
23	ARDUINO
24	DIP SW & CONFIGURATION
25	RESET & MOUNTING HOLES

LS1012A RDB


REV - D

All information is subject to change without notice.
No warranty, expressed or applied, is made as to the accuracy of the information contained herein. This schematic is provided for reference purposes only. Contact your NXP representative to obtain the latest information on this product.

Rev	Date	Changes
X1	10/09/2015	First Release
X2	18/09/2015	Implemented internal review comments
X3	19/11/2015	Implemented changes required for Layout.
A	23/11/2015	A85 Release. Implemented Power_OK changes.
AX1	28/12/2015	A70 Release: Architecture changes for UART & JTAG MUX.
AX2	15/1/2016	A70 Release: UART transceiver and bringup erratas.
B	28/1/2016	A85 Release.
BX1	28/4/2016	Implemented bringup errata. Refre Errata for more details.
C	03/05/2016	A85 Release.
CX1	03/06/2016	Added on board oscillator(25MHz) with Clock buffer to provide reference clock for LS1012 SOC and SGMII PHY. Errata in power mux 3.3V.
D	26/10/2016	A085 release.



LS1012RDB Block Diagram



PCB STACKUP

NOTE:

Stackup with low loss material TU-872LK is shown below but any stackup which meets impedance requirements can be used.

1.Materials: TU-872LK

2.trace/space (min): 3/3 mils


finish copper (Max): 1.1mils

3.HDI design:(yes or no): no


Propose PCB Stack Up				Impedance									
Layer	Type	Thickness (mil)		Single end	Ω	+/- %	REF	Theory value	Differential	Ω	+/- %	REF	Theory value
Top side solder mask		0.70 mils											
L1	TOP	copper+plating	1.10 mils	w: 6.5 mils	50	10	2	47.96	W: 6/6/6 mils W: 5/8/5 mils	90 100	10 10	2 2	87.72 99.36
		dielectric layer	3.50 mils										
L2		copper	1.30 mils										
		dielectric layer	6.10 mils										
L3		copper	0.70 mils	w: 6.5 mils	50	10	2 5	48.52	W: 5/8/5 mils	100	10	2 5	98.39
		dielectric layer	37.00 mils										
L4		copper	0.70 mils	w: 6.5 mils	50	10	2 5	48.52	W: 5/8/5 mils	100	10	2 5	98.39
		dielectric layer	6.10 mils										
L5		copper	1.30 mils										
		dielectric layer	3.50 mils										
L6	Bottom	copper+plating	1.10 mils	w: 6.5 mils	50	10	2	47.96	W: 6/6/6 mils W: 5/8/5 mils	90 100	10 10	2 2	87.72 99.36
Top side solder mask		0.70 mils											
TOTAL			63.80 mils										
			1.62 mm										



12V/3A




POE 12V/2.1A, 802.3.at



ICAP Classification: GP: X IUC: PUG:	
Drawing Title: LS1012ARDB	
Page Title: 005_PoE	
Size C	Document Number SCH-28872 PDF: SPF-28872
Date: Wednesday, October 26, 2016	Sheet 5 of 25


POWER 3.8V @ 9A

Pulled 'S_CTRL' high for enable
2.5mSec internal soft start




POWER 5V @ 3A

Pulled 'S_CTRL' high for enable
2.5mSec internal soft start




ICAP Classification: GP: X IUC: PUG:	
Drawing Title: LS1012ARDB	
Page Title: 006_PWR_5V&3V8 PS	
Size C	Document Number SCH-28872 PDF: SPF-28872
Date: Wednesday, October 26, 2016	Sheet 6 of 25

Li-ion Battery Charger & Power Manager




3.6V PFET MUX (External/PoE & USB/Battery)




ICAP Classification: GP: X IUC: PUG:			
Drawing Title: LS1012ARDB			
Page Title: 007_PWR_BATT CHARGER & PWR MUX			
Size C	Document Number SCH-28872 PDF: SPF-28872	Rev D	
Date: Wednesday, October 26, 2016	Sheet 7	of 25	

POWER 3.3V







Mini PEX (1.5V)







ICAP Classification: GP: X IUC: PUG:	
Drawing Title: LS1012ARDB	
Page Title: 008_3.3V REG	
Size C	Document Number SCH-28872 PDF: SPF-28872
Date: Wednesday, October 26, 2016	Sheet 8 of 25


VR5100




LS1012 DDR3L CONTROLLER BLOCK



LS1012 SERDES BLOCK




LS1012 ETHERNET,EMI, JTAG, UART & I2C BLOCK




ICAP Classification: _____		CP: X		IJC: _____		PUBI: _____	
Drawing Title: LS1012ARDB							
Page Title: 011_LS1012_INTERFACE BLOCK							
Size C	Document Number SCH-20872 PDF: SPF-20872						Rev D
Date: Wednesday, October 26, 2016		Sheet 11		of 25			

USB3.0 CONTROLLER









CLOCK










ICAP Classification: GP: X IUC: PUG:	
Drawing Title: LS1012ARDB	
Page Title: 012_USB3.0 CONTROLLER, XTAL CLK	
Size C	Document Number SCH-28872 PDF: SPF-28872
Date: Wednesday, October 26, 2016	Sheet 12 of 25

LS1012 POWER BLOCK




Shunt Resistors for Current Measurement




ICAP Classification:		CP: X	IUC:	PUBI:
Drawing Title: LS1012ARDB				
Page Title: 013_LS1012 PWR BLOCK				
Size C	Document Number SCH-28872 PDF: SPF-28872			Rev D
Date:	Wednesday, October 26, 2016		Sheet 13	of 25

SERDES MUXES

SERDES LANEA MUX




PCIE HCSL CLOCK GENERATOR




Half mini-PClex1

MINI PCI EXPRESS1




SATA3.0 INTERFACE



ICAP Classification: GP: X IUC: PUG:	
Drawing Title: LS1012ARDB	
Page Title: 014_mini-PCle_X1 & SATA3.0	
Size C	Document Number SCH-28872 PDF: SPF-28872
Date: Wednesday, October 28, 2016	Sheet 14 of 25


ETHERNET SGMII PHY INTERFACE




EPHY1 NOTES:

- 1) HARDWARE BOOTSTRAP SETTINGS:
 ->PHY_AD[2:0] = 010; PHY Addr = 0b00010
 ->CFG_MODE[2:0]=011: SGMII <=> UTP
 ->CFG_LDO[1:0] = 01 : RGMII IO LDO voltage selection (1.8V)
 ->RXDLY = X: RGMII RXC clock skew = 2.0ns

ETHERNET PORT CONNECTORS





NOTE:
RJ45 w/integrated magnetics includes the Bob Smith termination inside.




ICAP Classification:		GP: X	IUC:	PUB:
Drawing Title:		LS1012ARDB		
Page Title:		015_SGMII PHY		
Size C	Document Number	SCH-28872 PDF: SPF-28872		Rev D
Date:	Wednesday, October 26, 2016	Sheet	15	of 25


ETHERNET RGMII PHY INTERFACE



ETHERNET PORT CONNECTORS




PHY CLOCK




EPHY1 NOTES:

- 1) **HARDWARE BOOTSTRAP SETTINGS:**
->PHY_AD[2:0] = 001: PHY Addr = 0b00001
->CFG_MODE[2:0]=000: RGMII <=> UTP
->CFG_LDO[1:0] = 01 : RGMII IO LDO voltage selection (1.8V)
->RFXDLY = X: RGMII RXC clock skew = 2.0ns


NOTE:
RJ45 w/integrated magnetics
includes the Bob Smith termination inside.




Gyroscope




Accelerometer




I2C 1.8V <=> 3.3V




THERMAL MONITOR




CURRENT & POWER MONITOR




ARM JTAG CONNECTION



SPI TO DUAL-UART BRIDGE




UART TRANSCEIVER





ICAP Classification: CP: <u>X</u>		IJO: <u> </u>		PUBI: <u> </u>	
Drawing Title: LS1012ARDB					
Page Title: 018_SDHC1_MUX,JTAG & UART					
Size C	Document Number SCH-28872 PDF: SPF-28872				Rev D
Date:	Wednesday, October 26, 2016		Sheet	18	of 25


SDHC2 MUX

CFG_MUX_SDHC2_S[1:0]	INTERFACE
00	X
01	GPIO (To Arduino)
10	eMMC Memory
11	SPI



eMMC on SDHC2







ICAP Classification: GP: X IUC: PUG: Drawing Title: **LS1012ARDB** Page Title: **019_SHDC2: eMMC MEM & SD WIFI** Size C Document Number SCH-28872 PDF: SPF-28872 Rev D Date: Wednesday, October 26, 2016 Sheet 19 of 25


SDHC1

CONNECTOR


CD & WP MUX





QSPI MUX



QSPI FLASH (512MBIT)





QSPI EMULATOR




ICAP Classification: GP: X IUC: PUG:			
Drawing Title: LS1012ARDB			
Page Title: 020_QSPI Device & SD Connector			
Size C	Document Number	SCH-28872 PDF: SPF-28872	Rev D
Date:	Wednesday, October 26, 2016	Sheet	20 of 25

K22 JTAG CONNECTOR





CMSIS-DAP INTERFACE


TARGET INTERFACE SIGNALS



ICAP Classification:		QC: X	IUC:	PUG:
Drawing Title:		LS1012ARDB		
Page Title:		021_CMSIS-DAP		
Size C	Document Number	SCH-28872 PDF: SPF-28872		Rev D
Date:	Wednesday, October 28, 2016	Sheet	21	of 25




SWD CONNECTOR




ICAP Classification: GP: X IUC: PUG:			
Drawing Title: LS1012ARDB			
Page Title: 022_KW41 MCU			
Size C	Document Number SCH-28872 PDF: SPF-28872	Rev D	
Date: Wednesday, October 28, 2016	Sheet 22	of 25	


DIP SWITCH




I2C IO-EXPANDER: MUX SEL




I2C IOEXPANDER : INTERRUPT AND GPIO




I2C IO-EXPANDER: RESET



RESET




MOUNTING HOLES



EGND & GND short through chassis.

FAN POWER (OPTIONAL)



ICAP Classification:		CP: X	IUC:	PUBI:
Drawing Title:				
LS1012ARDB				
Page Title:				
025_RESET & MOUNTING HOLES				
Size C	Document Number			Rev D
	SCH-28872 PDF: 9PF-28872			
Date:	Wednesday, October 26, 2016	Sheet	25 of 25	