NXP Semiconductors

Data Sheet: Technical Data

LS1043A

QorlQ LS1043A, LS1023A Data Sheet

Features

- LS1043A contains 32-bit /64-bit Arm® Cortex®-A53 MPCore Processor with the following capabilities:
 - Speed up to 1.6 GHz
 - 32 KB L1 Instruction Cache w/parity
 - 32 KB L1 Data Cache w/ECC
 - Neon SIMD Co-processor
 - Arm v8 Cryptography Extensions
- 1 MB unified I/D L2 Cache w/ECC
- · Hierarchical interconnect fabric
 - Hardware Managed Data coherency
 - Up to 400 MHz operation
- One 32-bit DDR3L/DDR4 SDRAM memory controller
 - ECC and interleaving support
 - Up to 1.6 GT/s
- Data Path Acceleration Architecture (DPAA) incorporating acceleration for the following functions:
 - Packet parsing, classification, and distribution (FMan)
 - Queue management for scheduling, packet sequencing, and congestion management (QMan)
 - Hardware buffer management for buffer allocation and de-allocation (BMan)
 - Cryptography acceleration (SEC)
- · Parallel Ethernet interfaces
 - Up to two RGMII interfaces
 - IEEE 1588 support

- Four SerDes lanes for high-speed peripheral interfaces
 - Three PCI Express 2.0 controllers supporting x4 operation
 - One Serial ATA (SATA 3.0) controller
 - Up to four SGMII supporting 1000 Mbit/s
 - Up to two SGMII supporting 2500 Mbit/s
 - Up to one XFI (10 GbE) interface
 - Up to one QSGMII
 - Supports 1000Base-KX
- Additional peripheral interfaces
 - One Quad Serial Peripheral Interface (QSPI) controller, one Deserial Serial Peripheral Interface (DSPI) controller
 - Integrated Flash Controller (IFC) supporting NAND and NOR flash with 28-bit addressing and 16-bit
 - Three USB 3.0 controllers with integrated PHY
 - Enhanced Secure Digital Host Controller (eSDHC) supporting SD 3.0, eMMC 4.4, and eMMC 4.5 modes
 - uQE supporting TDM/HDLC
 - Four I2C controllers
 - Two 16550 compliant DUARTs and six low-power UARTs (LPUARTs)
 - General Purpose IO (GPIO), eight Flextimers, five Watchdog timer, four independent PWM/counters/ timer
 - Trust Architecture
 - Debug supporting run control, data acquisition, high-speed trace, and performance/event monitoring



Table of Contents

1 Intro	oduction	3.17 Flextimer interface	181
2 Pin a	assignments	3.18 SPI interface	184
2.1	621 ball layout diagrams	3.19 QuadSPI interface	187
2.2	Pinout list (21x21)	3.20 Enhanced secure digital host controller (e.	SDHC)189
2.3	780 ball layout diagrams	3.21 JTAG controller	198
2.4	Pinout list54	3.22 I2C interface	201
3 Elec	trical characteristics96	3.23 GPIO interface	204
3.1	Overall DC electrical characteristics96	3.24 GIC interface	208
3.2	Power sequencing	3.25 High-speed serial interfaces (HSSI)	210
3.3	Power down requirements	4 Hardware design considerations	232
3.4	Power characteristics	4.1 System clocking	232
3.5	Low power mode saving estimation	4.2 Connection recommendations	242
3.6	I/O power dissipation	5 Thermal	247
3.7	Power-on ramp rate	5.1 Recommended thermal model	249
3.8	Input clocks	5.2 Temperature diode	249
3.9	RESET initialization	5.3 Thermal management information	249
3.10	DDR4 and DDR3L SDRAM controller	6 Package information	252
3.11	Ethernet interface, Ethernet management interface, IEEE Std	6.1 Package parameters for the FC-PBGA	252
	1588	6.2 Mechanical dimensions of the FC-PBGA.	252
3.12	QUICC engine specifications	7 Security fuse processor	255
3.13	USB 3.0 interface	8 Ordering information	255
3.14	Integrated Flash Controller	8.1 Part numbering nomenclature	255
3.15	LPUART interface	8.2 Part marking	256
3.16	DUART interface	9 Revision history	257

1 Introduction

LS1043A is a cost-effective, power-efficient, and highly integrated system-on-chip (SoC) design that extends the reach of the NXP value-performance line of QorIQ communications processors. Featuring extremely power-efficient 64-bit Arm® Cortex®-A53 cores with ECC-protected L1 and L2 cache memories for high reliability, running up to 1.6 GHz.

This chip can be used for networking and wireless access points, industrial gateways, industrial automation, M2M for enterprise, consumer networking and router applications.

The figure shown below represents the block diagram of the LS1043A chip.




Figure 1. LS1043A Block Diagram

The figure shown below represents the block diagram of the LS1023A chip.




Figure 2. LS1023A Block Diagram

2 Pin assignments

This section describes the ball map diagram and pin list table for both 21x21 and 23x23 packages of LS1043A.

2.1 621 ball layout diagrams

This figure shows the complete view of the LS1043A ball map diagram for the 21x21 package. Figure 4, Figure 5, Figure 6, and Figure 7 show quadrant views.




Figure 3. Complete BGA Map for the LS1043A




Figure 4. Detail A




Figure 5. Detail B

Pin assignments




Figure 6. Detail C

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019




Figure 7. Detail D

2.2 Pinout list (21x21)

This table provides the pinout listing for the LS1043A (21x21) by bus. Primary functions are **bolded** in the table.

Table 1. Pinout list by bus

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
	DDR SDRAM Memor	ry Interface 1		•	•
D1_MA00	Address	AC25	0	G1V _{DD}	
D1_MA01	Address	AA21	0	G1V _{DD}	
D1_MA02	Address	V23	0	G1V _{DD}	
D1_MA03	Address	AD23	0	G1V _{DD}	
D1_MA04	Address	AA23	0	G1V _{DD}	
D1_MA05	Address	W23	0	G1V _{DD}	
D1_MA06	Address	AC24	0	G1V _{DD}	
D1_MA07	Address	U24	0	G1V _{DD}	
D1_MA08	Address	R22	0	G1V _{DD}	
D1_MA09	Address	W22	0	G1V _{DD}	
D1_MA10	Address	AB23	0	G1V _{DD}	
D1_MA11	Address	T23	0	G1V _{DD}	
D1_MA12	Address	AC23	0	G1V _{DD}	
D1_MA13	Address	T25	0	G1V _{DD}	
D1_MA14	Address	AE22	0	G1V _{DD}	25
D1_MA15	Address	U21	0	G1V _{DD}	25
D1_MAPAR_ERR_B	Address Parity Error	AD24	I	G1V _{DD}	1, 25, 38
D1_MAPAR_OUT	Address Parity Out	U25	0	G1V _{DD}	25
D1_MBA0	Bank Select	AC21	0	G1V _{DD}	
D1_MBA1	Bank Select	Y23	0	G1V _{DD}	
D1_MBA2	Bank Select	AE23	0	G1V _{DD}	25
D1_MCAS_B	Column Address Strobe	AC22	0	G1V _{DD}	25
D1_MCK0	Clock	AA24	0	G1V _{DD}	
D1_MCK0_B	Clock Complement	AA25	0	G1V _{DD}	
D1_MCK1	Clock	W24	0	G1V _{DD}	
D1_MCK1_B	Clock Complement	W25	0	G1V _{DD}	
D1_MCKE0	Clock Enable	W21	0	G1V _{DD}	37
D1_MCKE1	Clock Enable	AB21	0	G1V _{DD}	37
D1_MCS0_B	Chip Select	U23	0	G1V _{DD}	
D1_MCS1_B	Chip Select	V21	0	G1V _{DD}	
D1_MCS2_B	Chip Select	AB20	0	G1V _{DD}	

Table continues on the next page...

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
D1_MCS3_B	Chip Select	AA22	0	G1V _{DD}	
D1_MDIC0	Driver Impedence Calibration	V25	Ю	G1V _{DD}	3
D1_MDIC1	Driver Impedence Calibration	Y25	Ю	G1V _{DD}	3
D1_MDM0	Data Mask	L25	0	G1V _{DD}	1, 25
D1_MDM1	Data Mask	L21	0	G1V _{DD}	1, 25
D1_MDM2	Data Mask	E23	0	G1V _{DD}	1, 25
D1_MDM3	Data Mask	G23	0	G1V _{DD}	1, 25
D1_MDM8	Data Mask	B22	0	G1V _{DD}	1, 25
D1_MDQ00	Data	J25	Ю	G1V _{DD}	
D1_MDQ01	Data	K24	Ю	G1V _{DD}	
D1_MDQ02	Data	N24	Ю	G1V _{DD}	
D1_MDQ03	Data	R24	Ю	G1V _{DD}	
D1_MDQ04	Data	H24	Ю	G1V _{DD}	
D1_MDQ05	Data	K25	Ю	G1V _{DD}	
D1_MDQ06	Data	N25	Ю	G1V _{DD}	
D1_MDQ07	Data	P25	Ю	G1V _{DD}	
D1_MDQ08	Data	L23	Ю	G1V _{DD}	
D1_MDQ09	Data	M23	Ю	G1V _{DD}	
D1_MDQ10	Data	N21	Ю	G1V _{DD}	
D1_MDQ11	Data	P21	Ю	G1V _{DD}	
D1_MDQ12	Data	K21	Ю	G1V _{DD}	
D1_MDQ13	Data	L22	Ю	G1V _{DD}	
D1_MDQ14	Data	M21	Ю	G1V _{DD}	
D1_MDQ15	Data	P23	Ю	G1V _{DD}	
D1_MDQ16	Data	C24	Ю	G1V _{DD}	
D1_MDQ17	Data	C25	Ю	G1V _{DD}	
D1_MDQ18	Data	F24	Ю	G1V _{DD}	
D1_MDQ19	Data	H25	Ю	G1V _{DD}	
D1_MDQ20	Data	B24	Ю	G1V _{DD}	
D1_MDQ21	Data	D24	Ю	G1V _{DD}	
D1_MDQ22	Data	F25	Ю	G1V _{DD}	
D1_MDQ23	Data	G25	Ю	G1V _{DD}	
D1_MDQ24	Data	F22	Ю	G1V _{DD}	
D1_MDQ25	Data	H21	Ю	G1V _{DD}	
D1_MDQ26	Data	J23	Ю	G1V _{DD}	
D1_MDQ27	Data	K23	Ю	G1V _{DD}	
D1_MDQ28	Data	G21	Ю	G1V _{DD}	
D1_MDQ29	Data	F23	Ю	G1V _{DD}	

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package pin	Pin type	Power supply	Notes
		number			
D1_MDQ30	Data	J21	Ю	G1V _{DD}	
D1_MDQ31	Data	J22	Ю	G1V _{DD}	
D1_MDQS0	Data Strobe	M24	0	G1V _{DD}	
D1_MDQS0_B	Data Strobe	M25	О	G1V _{DD}	
D1_MDQS1	Data Strobe	N22	Ю	G1V _{DD}	
D1_MDQS1_B	Data Strobe	N23	Ю	G1V _{DD}	
D1_MDQS2	Data Strobe	E25	Ю	G1V _{DD}	
D1_MDQS2_B	Data Strobe	D25	Ю	G1V _{DD}	
D1_MDQS3	Data Strobe	H23	Ю	G1V _{DD}	
D1_MDQS3_B	Data Strobe	H22	Ю	G1V _{DD}	
D1_MDQS8	Data Strobe	B23	Ю	G1V _{DD}	
D1_MDQS8_B	Data Strobe	A23	Ю	G1V _{DD}	
D1_MECC0	Error Correcting Code	C22	Ю	G1V _{DD}	
D1_MECC1	Error Correcting Code	A22	Ю	G1V _{DD}	
D1_MECC2	Error Correcting Code	D22	Ю	G1V _{DD}	
D1_MECC3	Error Correcting Code	D23	Ю	G1V _{DD}	
D1_MODT0	On Die Termination	U22	0	G1V _{DD}	2
D1_MODT1	On Die Termination	T21	0	G1V _{DD}	2
D1_MRAS_B	Row Address Strobe	AB25	0	G1V _{DD}	25
D1_MWE_B	Write Enable	Y21	0	G1V _{DD}	25
	Integrated Flash	Controller		-	!
IFC_A16/QSPI_A_CS0	IFC Address	D8	0	OV_{DD}	1, 5
IFC_A17/QSPI_A_CS1	IFC Address	C8	0	OV_{DD}	1, 5
IFC_A18/QSPI_A_SCK	IFC Address	C9	0	OV_{DD}	1, 5
IFC_A19/QSPI_B_CS0	IFC Address	D10	0	OV_{DD}	1, 5
IFC_A20/QSPI_B_CS1	IFC Address	C10	0	OV_{DD}	1, 5
IFC_A21/QSPI_B_SCK/ cfg_dram_type	IFC Address	C11	0	OV_{DD}	1, 4
IFC_A22/QSPI_A_DATA0/ IFC_WP1_B	IFC Address	D11	0	OV _{DD}	1
IFC_A23/QSPI_A_DATA1/ IFC_WP2_B	IFC Address	C12	0	OV_{DD}	1
IFC_A24/QSPI_A_DATA2/ IFC_WP3_B	IFC Address	D13	0	OV _{DD}	1
IFC_A25/GPIO2_25/ QSPI_A_DATA3/FTM5_CH0/ IFC_CS4_B/IFC_RB2_B	IFC Address	C13	0	OV _{DD}	1
IFC_A26/GPIO2_26/ FTM5_CH1/IFC_CS5_B/ IFC_RB3_B	IFC Address	D14	0	OV_{DD}	1

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
IFC_A27/GPIO2_27/ FTM5_EXTCLK/IFC_CS6_B	IFC Address	C14	0	OV _{DD}	1
IFC_AD00/cfg_gpinput0	IFC Address / Data	B8	Ю	OV _{DD}	4
IFC_AD01/cfg_gpinput1	IFC Address / Data	A8	Ю	OV _{DD}	4
IFC_AD02/cfg_gpinput2	IFC Address / Data	B9	Ю	OV _{DD}	4
IFC_AD03/cfg_gpinput3	IFC Address / Data	A9	Ю	OV _{DD}	4
IFC_AD04/cfg_gpinput4	IFC Address / Data	A10	Ю	OV _{DD}	4
IFC_AD05/cfg_gpinput5	IFC Address / Data	B11	Ю	OV _{DD}	4
IFC_AD06/cfg_gpinput6	IFC Address / Data	A11	Ю	OV _{DD}	4
IFC_AD07/cfg_gpinput7	IFC Address / Data	B12	Ю	OV_{DD}	4
IFC_AD08/cfg_rcw_src0	IFC Address / Data	A12	Ю	OV_{DD}	4
IFC_AD09/cfg_rcw_src1	IFC Address / Data	A13	Ю	OV _{DD}	4
IFC_AD10/cfg_rcw_src2	IFC Address / Data	B14	Ю	OV_{DD}	4
IFC_AD11/cfg_rcw_src3	IFC Address / Data	A14	Ю	OV_{DD}	4
IFC_AD12/cfg_rcw_src4	IFC Address / Data	B15	Ю	OV_{DD}	4
IFC_AD13/cfg_rcw_src5	IFC Address / Data	A15	Ю	OV_{DD}	4
IFC_AD14/cfg_rcw_src6	IFC Address / Data	A16	Ю	OV_{DD}	4
IFC_AD15/cfg_rcw_src7	IFC Address / Data	A17	Ю	OV_{DD}	4
IFC_AVD	IFC Address Valid	A18	0	OV _{DD}	1, 5
IFC_BCTL	IFC Buffer control	E15	0	OV_{DD}	2
IFC_CLE/cfg_rcw_src8	IFC Command Latch Enable / Write Enable	C19	0	OV _{DD}	1, 4
IFC_CLK0	IFC Clock	A20	0	OV _{DD}	2
IFC_CLK1	IFC Clock	B20	0	OV _{DD}	2
IFC_CS0_B	IFC Chip Select	C17	0	OV _{DD}	1, 6
IFC_CS1_B/GPIO2_10/ FTM7_CH0	IFC Chip Select	A19	0	OV _{DD}	1, 6
IFC_CS2_B/GPIO2_11/ FTM7_CH1	IFC Chip Select	D20	0	OV _{DD}	1, 6
IFC_CS3_B/GPIO2_12/ QSPI_B_DATA3/ FTM7_EXTCLK	IFC Chip Select	C20	0	OV_{DD}	1, 6
IFC_CS4_B/ IFC_A25 / GPIO2_25/QSPI_A_DATA3/ FTM5_CH0/IFC_RB2_B	IFC Chip Select	C13	0	OV _{DD}	1
IFC_CS5_B/ IFC_A26 / GPIO2_26/FTM5_CH1/ IFC_RB3_B	IFC Chip Select	D14	0	OV _{DD}	1
IFC_CS6_B/ IFC_A27 / GPIO2_27/FTM5_EXTCLK	IFC Chip Select	C14	0	OV _{DD}	1
IFC_NDDDR_CLK	IFC NAND DDR Clock	E16	0	OV _{DD}	2
	•				

Table 1. Pinout list by bus (continued)

Table 1. Finout list by bus (continued)								
Signal	Signal description	Package pin number	Pin type	Power supply	Notes			
IFC_NDDQS	IFC DQS Strobe	B17	Ю	OV_{DD}				
IFC_OE_B/cfg_eng_use1	IFC Output Enable	C18	0	OV_{DD}	1, 4, 21			
IFC_PAR0/GPIO2_13/ QSPI_B_DATA0/FTM6_CH0	IFC Address & Data Parity	B18	Ю	OV _{DD}				
IFC_PAR1/GPIO2_14/ QSPI_B_DATA1/FTM6_CH1	IFC Address & Data Parity	D17	Ю	OV _{DD}				
IFC_PERR_B/GPIO2_15/ QSPI_B_DATA2/ FTM6_EXTCLK	IFC Parity Error	E17	I	OV _{DD}	1			
IFC_RB0_B	IFC Ready / Busy CS0	C16	I	OV_{DD}	6			
IFC_RB1_B	IFC Ready / Busy CS1	D16	I	OV_{DD}	6			
IFC_RB2_B/IFC_A25/ GPIO2_25/QSPI_A_DATA3/ FTM5_CH0/IFC_CS4_B	IFC Ready/Busy CS 2	C13	I	OV _{DD}	1			
IFC_RB3_B/IFC_A26/ GPIO2_26/FTM5_CH1/ IFC_CS5_B	IFC Ready/Busy CS 3	D14	I	OV_{DD}	1			
IFC_TE/cfg_ifc_te	IFC External Transceiver Enable	E14	0	OV_{DD}	1, 4			
IFC_WE0_B/cfg_eng_use0	IFC Write Enable	C15	0	OV_{DD}	1, 4, 21			
IFC_WP0_B/cfg_eng_use2	IFC Write Protect	D19	0	OV _{DD}	1, 4, 21			
IFC_WP1_B/ IFC_A22 / QSPI_A_DATA0	IFC Write Protect	D11	0	OV_{DD}	1			
IFC_WP2_B/ IFC_A23 / QSPI_A_DATA1	IFC Write Protect	C12	0	OV _{DD}	1			
IFC_WP3_B/ IFC_A24 / QSPI_A_DATA2	IFC Write Protect	D13	0	OV _{DD}	1			
	DUART							
UART1_CTS_B/GPIO1_21/ UART3_SIN/FTM4_CH4/ LPUART2_SIN	Clear To Send	J1	I	DV _{DD}	1			
UART1_RTS_B/GPIO1_19/ UART3_SOUT/ LPUART2_SOUT/FTM4_CH2	Ready to Send	J2	0	DV _{DD}	1			
UART1_SIN/GPIO1_17	Receive Data	H2	I	DV_DD	1			
UART1_SOUT/GPIO1_15	Transmit Data	H1	0	DV_DD	1			
UART2_CTS_B/GPIO1_22/ UART4_SIN/FTM4_CH5/ LPUART1_CTS_B/ LPUART4_SIN	Clear To Send	M2	I	DV _{DD}	1			
UART2_RTS_B/GPIO1_20/ UART4_SOUT/ LPUART4_SOUT/FTM4_CH3/ LPUART1_RTS_B	Ready to Send	L1	0	DV _{DD}	1			

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
	2.3	pin number	type		
UART2_SIN/GPIO1_18/ FTM4_CH1/LPUART1_SIN	Receive Data	K1	_	DV_DD	1
UART2_SOUT/GPIO1_16/ LPUART1_SOUT/FTM4_CH0	Transmit Data	L2	0	DV _{DD}	1
UART3_SIN/ UART1_CTS_B / GPIO1_21/FTM4_CH4/ LPUART2_SIN	Receive Data	J1	I	DV _{DD}	1
UART3_SOUT/ UART1_RTS_B/GPIO1_19/ LPUART2_SOUT/FTM4_CH2	Transmit Data	J2	0	DV _{DD}	1
UART4_SIN/ UART2_CTS_B / GPIO1_22/FTM4_CH5/ LPUART1_CTS_B/ LPUART4_SIN	Receive Data	M2	I	DV _{DD}	1
UART4_SOUT/ UART2_RTS_B/GPIO1_20/ LPUART4_SOUT/FTM4_CH3/ LPUART1_RTS_B	Transmit Data	L1	0	DV _{DD}	1
	SPI Interfa	се			·
SPI_CLK	SPI Clock	R3	0	OV _{DD}	1
SPI_CS0_B/GPIO2_00/ SDHC_DAT4/SDHC_VS	SPI Chip Select	ТЗ	0	OV _{DD}	1
SPI_CS1_B/GPIO2_01/ SDHC_DAT5/ SDHC_CMD_DIR	SPI Chip Select	T5	0	OV _{DD}	1
SPI_CS2_B/GPIO2_02/ SDHC_DAT6/ SDHC_DAT0_DIR	SPI Chip Select	U5	0	OV _{DD}	1
SPI_CS3_B/GPIO2_03/ SDHC_DAT7/ SDHC_DAT123_DIR	SPI Chip Select	U3	0	OV _{DD}	1
SPI_MISO/ SDHC_CLK_SYNC_IN	Master In Slave Out	R5	I	OV _{DD}	1
SPI_MOSI/ SDHC_CLK_SYNC_OUT	Master Out Slave In	R4	0	OV _{DD}	
	eSDHC				
SDHC_CD_B/IIC2_SCL/ GPIO4_02/FTM3_QD_PHA/ CLK9/QE_SI1_STROBE0/ BRGO2	Command	К3	I	DV _{DD}	1
SDHC_CLK/GPIO2_09/ LPUART3_CTS_B/ LPUART6_SIN/ FTM4_QD_PHB	Host to Card Clock	РЗ	0	EV _{DD}	1
SDHC_CLK_SYNC_IN/ SPI_MISO	IN	R5	I	OV _{DD}	1

Table 1. Pinout list by bus (continued)

Olama al	Olaman da a andresia da	, Danielana	D:	, 	Notes
Signal	Signal description	Package pin number	Pin type	Power supply	Notes
SDHC_CLK_SYNC_OUT/ SPI_MOSI	OUT	R4	0	OV _{DD}	1
SDHC_CMD/GPIO2_04/ LPUART3_SOUT/FTM4_CH6	Command/Response	P2	Ю	EV _{DD}	
SDHC_CMD_DIR/SPI_CS1_B/GPIO2_01/SDHC_DAT5	DIR	T5	0	OV _{DD}	1
SDHC_DAT0/GPIO2_05/ FTM4_CH7/LPUART3_SIN	Data	P1	Ю	EV _{DD}	
SDHC_DAT0_DIR/ SPI_CS2_B/GPIO2_02/ SDHC_DAT6	DIR	U5	0	OV _{DD}	1
SDHC_DAT1/GPIO2_06/ LPUART5_SOUT/ FTM4_FAULT/ LPUART2_RTS_B	Data	R2	Ю	EV _{DD}	
SDHC_DAT123_DIR/ SPI_CS3_B/GPIO2_03/ SDHC_DAT7	DIR	U3	0	OV _{DD}	1
SDHC_DAT2/GPIO2_07/ LPUART2_CTS_B/ LPUART5_SIN/ FTM4_EXTCLK	Data	R1	Ю	EV _{DD}	
SDHC_DAT3/GPIO2_08/ LPUART6_SOUT/ FTM4_QD_PHA/ LPUART3_RTS_B	Data	T1	Ю	EV _{DD}	
SDHC_DAT4/SPI_CS0_B/ GPIO2_00/SDHC_VS	Data	ТЗ	Ю	OV _{DD}	
SDHC_DAT5/ SPI_CS1_B / GPIO2_01/SDHC_CMD_DIR	Data	T5	Ю	OV _{DD}	
SDHC_DAT6/ SPI_CS2_B / GPIO2_02/SDHC_DAT0_DIR	Data	U5	Ю	OV _{DD}	
SDHC_DAT7/ SPI_CS3_B / GPIO2_03/ SDHC_DAT123_DIR	Data	U3	Ю	OV _{DD}	
SDHC_VS/ SPI_CS0_B / GPIO2_00/SDHC_DAT4	VS	ТЗ	0	OV _{DD}	1
SDHC_WP/IIC2_SDA/ GPIO4_03/FTM3_QD_PHB/ CLK10/QE_SI1_STROBE1/ BRGO3	Write Protect	L3	I	DV_DD	1
	Programmable Interru	pt Controlle	er		
EVT9_B	Interrupt Output	H7	0	OV _{DD}	1, 6, 7
IRQ00	External Interrupt	F15	I	OV _{DD}	1
IRQ01	External Interrupt	G15	I	OV _{DD}	1

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
IRQ02	External Interrupt	J6	I	OV_{DD}	1
IRQ03/GPIO1_23/FTM3_CH7/ TDMB_TSYNC/ UC3_RTSB_TXEN	External Interrupt	J3	I	DV_DD	1
IRQ04/GPIO1_24/FTM3_CH0/ TDMA_RXD/UC1_RXD7/ TDMA_TXD	External Interrupt	J4	I	DV_DD	1
IRQ05/GPIO1_25/FTM3_CH1/ TDMA_RSYNC/ UC1_CTSB_RXDV	External Interrupt	J5	I	DV_DD	1
IRQ06/GPIO1_26/FTM3_CH2/ TDMA_RXD_EXC/ TDMA_TXD/UC1_TXD7	External Interrupt	K5	I	DV_DD	1
IRQ07/GPIO1_27/FTM3_CH3/ TDMA_TSYNC/ UC1_RTSB_TXEN	External Interrupt	L5	I	DV_DD	1
IRQ08/GPIO1_28/FTM3_CH4/ TDMB_RXD/UC3_RXD7/ TDMB_TXD	External Interrupt	M5	I	DV_DD	1
IRQ09/GPIO1_29/FTM3_CH5/ TDMB_RSYNC/ UC3_CTSB_RXDV	External Interrupt	N5	I	DV_DD	1
IRQ10/GPIO1_30/FTM3_CH6/ TDMB_RXD_EXC/ TDMB_TXD/UC3_TXD7	External Interrupt	P4	I	DV_DD	1
IRQ11/GPIO1_31	External Interrupt	V5	I	LV _{DD}	1
	Battery Backet	l Trust		•	
TA_BB_TMP_DETECT_B	Battery Backed Tamper Detect	G19	I	TA_BB_V _{DD}	
	Trust			•	•
TA_TMP_DETECT_B	Tamper Detect	G16	I	OV _{DD}	1
	System Con	trol			
HRESET_B	Hard Reset	G10	Ю	OV_{DD}	6, 7
PORESET_B	Power On Reset	F10	-	OV_{DD}	
RESET_REQ_B	Reset Request (POR or Hard)	G7	0	OV _{DD}	1, 5
	Power Manage	ement			
ASLEEP/GPIO1_13	Asleep	E9	0	OV _{DD}	1, 4
	SYSCLK				
SYSCLK	System Clock	F9	I	OV_{DD}	18
	DDR Clock	ng			
DDRCLK	DDR Controller Clock	F19	I	OV_{DD}	18
	RTC				
RTC/GPIO1_14	Real Time Clock	F16	I	OV _{DD}	1
	Debug				

Table 1. Pinout list by bus (continued)

CLK_OUT EVT0_B EVT1_B EVT2_B EVT3_B EVT4_B EVT5_B/IIC3_SCL/GPIO4_10/ USB2_DRVVBUS/BRGO4/ FTM8_CH0/CLK11	Signal description Reserved Clock Out Event 0 Event 1 Event 2 Event 3 Event 4 Event 5	Package pin number H18 G17 E10 E13 E8 E12 E11 L4	O O IO IO IO	Power supply OV _{DD} OV _{DD} OV _{DD} OV _{DD}	6, 7 2 9
CLK_OUT EVT0_B EVT1_B EVT2_B EVT3_B EVT4_B EVT5_B/IIC3_SCL/GPIO4_10/ USB2_DRVVBUS/BRGO4/ FTM8_CH0/CLK11	Clock Out Event 0 Event 1 Event 2 Event 3 Event 4	G17 E10 E13 E8 E12 E11	0 10 10 10	OV _{DD} OV _{DD} OV _{DD}	9
EVT0_B EVT1_B EVT2_B EVT3_B EVT4_B EVT5_B/IIC3_SCL/GPIO4_10/ USB2_DRVVBUS/BRGO4/ FTM8_CH0/CLK11	Event 0 Event 1 Event 2 Event 3 Event 4	E10 E13 E8 E12 E11	10 10 10	OV _{DD} OV _{DD} OV _{DD}	9
EVT1_B EVT2_B EVT3_B EVT4_B EVT5_B/IIC3_SCL/GPIO4_10/ USB2_DRVVBUS/BRGO4/ FTM8_CH0/CLK11	Event 1 Event 2 Event 3 Event 4	E13 E8 E12 E11	10 10	OV _{DD}	
EVT2_B EVT3_B EVT4_B EVT5_B/IIC3_SCL/GPIO4_10/ USB2_DRVVBUS/BRGO4/ FTM8_CH0/CLK11	Event 2 Event 3 Event 4	E8 E12 E11	IO IO	OV _{DD}	
EVT3_B EVT4_B EVT5_B/IIC3_SCL/GPIO4_10/ USB2_DRVVBUS/BRGO4/ FTM8_CH0/CLK11	Event 3 Event 4	E12 E11	Ю		
EVT4_B EVT5_B/IIC3_SCL/GPIO4_10/ USB2_DRVVBUS/BRGO4/ FTM8_CH0/CLK11	Event 4	E11		0)/	
EVT5_B/IIC3_SCL/GPIO4_10/ USB2_DRVVBUS/BRGO4/ FTM8_CH0/CLK11				OV _{DD}	
USB2_DRVVBUS/BRGO4/ FTM8_CH0/CLK11	Event 5	Ι Δ	Ю	OV_{DD}	
		LT	Ю	DV _{DD}	
EVT6_B/IIC3_SDA/GPIO4_11/ USB2_PWRFAULT/BRGO1/ FTM8_CH1/CLK12_CLK8	Event 6	M4	Ю	DV _{DD}	
EVT7_B/IIC4_SCL/GPIO4_12/ USB3_DRVVBUS/TDMA_RQ/ FTM3_FAULT/ UC1_CDB_RXER	Event 7	М3	Ю	DV _{DD}	
EVT8_B/IIC4_SDA/GPIO4_13/ USB3_PWRFAULT/ TDMB_RQ/FTM3_EXTCLK/ UC3_CDB_RXER	Event 8	N3	Ю	DV _{DD}	
	DFT				
	An IEEE 1149.1 JTAG compliance enable pin. 0: Normal operation. 1: To be compliant to the 1149.1 specification for boundary scan functions. The JTAG compliant state is documented in the BSDL.	F21	I	OV _{DD}	36
SCAN_MODE_B	Reserved	A21	I	OV_{DD}	10
	An IEEE 1149.1 JTAG compliance enable pin. 0:To be compliant to the 1149.1 specification for boundary scan functions. The JTAG compliant state is documented in the BSDL. 1: JTAG connects to DAP controller for the Arm core debug.	C21	I	OV _{DD}	35
TEST_SEL_B	Reserved	E21	I	OV _{DD}	23
	JTAG				
тск	Test Clock	E18	I	OV _{DD}	
TDI	Test Data In	G18	I	OV _{DD}	9
TDO	Test Data Out	E20	0	OV_{DD}	2

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
TMS	Test Mode Select	F18	ı	OV _{DD}	9
TRST_B	Test Reset	E19		OV _{DD}	9
mor_b	Analog Sign		•		
D1 MVREF	SSTL Reference Voltage	H19	IO	G1V _{DD} /2	
D1_TPA	DDR Controller 1 Test Point Analog	R20	10	(110 _D)/2	12
FA_ANALOG_G_V	Reserved	U7	Ю		15
FA_ANALOG_PIN	Reserved	T7	Ю		15
TD1_ANODE	Thermal diode anode	R6	Ю		17
TD1_CATHODE	Thermal diode cathode	P6	Ю		17
TH_TPA	Thermal Test Point Analog	P5	-	-	12
	SerDes		I	I	1
SD1_IMP_CAL_RX	SerDes Receive Impedence Calibration	W13	I	S1V _{DD}	11
SD1_IMP_CAL_TX	SerDes Transmit Impedance Calibration	W19	I	X1V _{DD}	16
SD1_PLL1_TPA	SerDes PLL 1 Test Point Analog	V16	0	AVDD_SD1_PLL1	12
SD1_PLL1_TPD	SerDes Test Point Digital	V15	0	X1V _{DD}	12
SD1_PLL2_TPA	SerDes PLL 2 Test Point Analog	V18	0	AVDD_SD1_PLL2	12
SD1_PLL2_TPD	SerDes Test Point Digital	V17	0	X1V _{DD}	12
SD1_REF_CLK1_N	SerDes PLL 1 Reference Clock Complement	W9	I	S1V _{DD}	
SD1_REF_CLK1_P	SerDes PLL 1 Reference Clock	W10	I	S1V _{DD}	
SD1_REF_CLK2_N	SerDes PLL 2 Reference Clock Complement	AD20	I	S1V _{DD}	
SD1_REF_CLK2_P	SerDes PLL 2 Reference Clock	AE20	I	S1V _{DD}	
SD1_RX0_N	SerDes Receive Data (negative)	AD14	I	S1V _{DD}	
SD1_RX0_P	SerDes Receive Data (positive)	AE14	I	S1V _{DD}	
SD1_RX1_N	SerDes Receive Data (negative)	AD15	I	S1V _{DD}	
SD1_RX1_P	SerDes Receive Data (positive)	AE15	I	S1V _{DD}	
SD1_RX2_N	SerDes Receive Data (negative)	AD17	I	S1V _{DD}	
SD1_RX2_P	SerDes Receive Data (positive)	AE17	I	S1V _{DD}	
SD1_RX3_N	SerDes Receive Data (negative)	AD18	I	S1V _{DD}	

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	n Power supply	Notes
		pin number	type	,	
SD1_RX3_P	SerDes Receive Data (positive)	AE18	I	S1V _{DD}	
SD1_TX0_N	SerDes Transmit Data (negative)	AB14	0	X1V _{DD}	
SD1_TX0_P	SerDes Transmit Data (positive)	AA14	0	X1V _{DD}	
SD1_TX1_N	SerDes Transmit Data (negative)	AB15	0	X1V _{DD}	
SD1_TX1_P	SerDes Transmit Data (positive)	AA15	0	X1V _{DD}	
SD1_TX2_N	SerDes Transmit Data (negative)	AB17	0	X1V _{DD}	
SD1_TX2_P	SerDes Transmit Data (positive)	AA17	0	X1V _{DD}	
SD1_TX3_N	SerDes Transmit Data (negative)	AB18	0	X1V _{DD}	
SD1_TX3_P	SerDes Transmit Data (positive)	AA18	0	X1V _{DD}	
	USB3 PHY	1			
USB1_D_M	USB PHY HS Data (-)	E6	Ю	USB_HV _{DD}	
USB1_D_P	USB PHY HS Data (+)	F6	Ю	USB_HV _{DD}	
USB1_ID	USB PHY ID Detect	F5	I	-	29
USB1_RESREF	USB PHY Impedance Calibration	G3	Ю	-	27
USB1_RX_M	USB PHY SS Receive Data (-)	E4	I	USB_SV _{DD}	
USB1_RX_P	USB PHY SS Receive Data (+)	E3	I	USB_SV _{DD}	
USB1_TX_M	USB PHY SS Transmit Data (-)	F2	0	USB_SV _{DD}	
USB1_TX_P	USB PHY SS Transmit Data (+)	F1	0	USB_SV _{DD}	
USB1_VBUS	USB PHY VBUS	E7	I	-	28
	USB3 PHY	2		•	1
USB2_D_M	USB PHY HS Data (-)	C6	Ю	USB_HV _{DD}	
USB2_D_P	USB PHY HS Data (+)	D6	Ю	USB_HV _{DD}	
USB2_ID	USB PHY ID Detect	D5	I	-	29
USB2_RESREF	USB PHY Impedance Calibration	G4	Ю	-	27
USB2_RX_M	USB PHY SS Receive Data (-)	C4	I	USB_SV _{DD}	
USB2_RX_P	USB PHY SS Receive Data (+)	C3	I	USB_SV _{DD}	
USB2_TX_M	USB PHY SS Transmit Data (-)	D2	0	USB_SV _{DD}	
USB2_TX_P	USB PHY SS Transmit Data (+)	D1	0	USB_SV _{DD}	
USB2_VBUS	USB PHY VBUS	C7	ı	-	28
			l	1	

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
-		pin number	type		
	USB3 PHY	3		•	<u>'</u>
USB3_D_M	USB PHY HS Data (-)	A6	Ю	USB_HV _{DD}	
USB3_D_P	USB PHY HS Data (+)	B6	Ю	USB_HV _{DD}	
USB3_ID	USB PHY ID Detect	B5	I	-	29
USB3_RESREF	USB PHY Impedance Calibration	G5	Ю	-	27
USB3_RX_M	USB PHY SS Receive Data (-)	A4	I	USB_SV _{DD}	
USB3_RX_P	USB PHY SS Receive Data (+)	A3	I	USB_SV _{DD}	
USB3_TX_M	USB PHY SS Transmit Data (-)	B2	0	USB_SV _{DD}	
USB3_TX_P	USB PHY SS Transmit Data (+)	B1	0	USB_SV _{DD}	
USB3_VBUS	USB PHY VBUS	A7	I	-	28
	Ethernet Managemer	nt Interface 1			'
EMI1_MDC/GPIO3_00	Management Data Clock	Y5	0	LV _{DD}	1
EMI1_MDIO/GPIO3_01	Management Data In/Out	W5	Ю	LV _{DD}	
	Ethernet Managemer	nt Interface 2	2		'
EMI2_MDC/GPIO4_00	Management Data Clock	Y6	0	TV _{DD}	1
EMI2_MDIO/GPIO4_01	Management Data In/Out	W6	Ю	TV _{DD}	
	Ethernet Contr	oller 1			'
EC1_GTX_CLK/GPIO3_07/ FTM1_EXTCLK	Transmit Clock Out	U4	0	LV _{DD}	1
EC1_GTX_CLK125/GPIO3_08	Reference Clock	AA3	I	LV _{DD}	1
EC1_RXD0/GPIO3_12/ FTM1_CH0	Receive Data	W2	I	LV _{DD}	1
EC1_RXD1/GPIO3_11/ FTM1_CH1	Receive Data	W1	I	LV _{DD}	1
EC1_RXD2/GPIO3_10/ FTM1_CH6	Receive Data	V1	I	LV _{DD}	1
EC1_RXD3/GPIO3_09/ FTM1_CH4	Receive Data	U2	I	LV _{DD}	1
EC1_RX_CLK/GPIO3_13/ FTM1_QD_PHA	Receive Clock	U1	I	LV _{DD}	1
EC1_RX_DV/GPIO3_14/ FTM1_QD_PHB	Receive Data Valid	Y1	I	LV _{DD}	1
EC1_TXD0/GPIO3_05/ FTM1_CH2	Transmit Data	Y3	0	LV _{DD}	1
EC1_TXD1/GPIO3_04/ FTM1_CH3	Transmit Data	W3	0	LV _{DD}	1
EC1_TXD2/GPIO3_03/ FTM1_CH7	Transmit Data	V4	0	LV _{DD}	1
EC1_TXD3/GPIO3_02/ FTM1_CH5	Transmit Data	V3	0	LV _{DD}	1

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
	orgran accompliant	pin number	type	т оно сарру	
EC1_TX_EN/GPIO3_06/ FTM1_FAULT	Transmit Enable	Y4	0	LV _{DD}	1, 14
	Ethernet Cont	troller 2			
EC2_GTX_CLK/GPIO3_20/ FTM2_EXTCLK	Transmit Clock Out	AA4	0	LV _{DD}	1
EC2_GTX_CLK125/GPIO3_21	Reference Clock	AE4	I	LV _{DD}	1
EC2_RXD0/GPIO3_25/ TSEC_1588_TRIG_IN2/ FTM2_CH0	Receive Data	AC2	I	LV _{DD}	1
EC2_RXD1/GPIO3_24/ TSEC_1588_PULSE_OUT1/ FTM2_CH1	Receive Data	AC1	I	LV _{DD}	1
EC2_RXD2/GPIO3_23/ FTM2_CH6	Receive Data	AB1	Ι	LV _{DD}	1
EC2_RXD3/GPIO3_22/ FTM2_CH4	Receive Data	AA2	I	LV _{DD}	1
EC2_RX_CLK/GPIO3_26/ TSEC_1588_CLK_IN/ FTM2_QD_PHA	Receive Clock	AA1	I	LV _{DD}	1
EC2_RX_DV/GPIO3_27/ TSEC_1588_TRIG_IN1/ FTM2_QD_PHB	Receive Data Valid	AD2	I	LV _{DD}	1
EC2_TXD0/GPIO3_18/ TSEC_1588_PULSE_OUT2/ FTM2_CH2	Transmit Data	AD3	0	LV _{DD}	1
EC2_TXD1/GPIO3_17/ TSEC_1588_CLK_OUT/ FTM2_CH3	Transmit Data	AC4	0	LV _{DD}	1
EC2_TXD2/GPIO3_16/ TSEC_1588_ALARM_OUT1/ FTM2_CH7	Transmit Data	AC3	0	LV _{DD}	1
EC2_TXD3/GPIO3_15/ TSEC_1588_ALARM_OUT2/ FTM2_CH5	Transmit Data	AB3	0	LV _{DD}	1
EC2_TX_EN/GPIO3_19/ FTM2_FAULT	Transmit Enable	AE3	0	LV _{DD}	1, 14
	I2C				
IIC1_SCL	Serial Clock (supports PBL)	N1	0	DV _{DD}	7, 8
IIC1_SDA	Serial Data (supports PBL)	M1	0	DV _{DD}	7, 8
IIC2_SCL/GPIO4_02/ SDHC_CD_B/FTM3_QD_PHA/ CLK9/QE_SI1_STROBE0/ BRGO2	Serial Clock	К3	Ю	DV _{DD}	7, 8
IIC2_SDA/GPIO4_03/ SDHC_WP/FTM3_QD_PHB/	Serial Data	L3	Ю	DV_DD	7, 8

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
Sigilal	Signal description	pin number	type	Fower suppry	Notes
CLK10/QE_SI1_STROBE1/ BRGO3					
IIC3_SCL/GPIO4_10/EVT5_B/ USB2_DRVVBUS/BRGO4/ FTM8_CH0/CLK11	Serial Clock	L4	Ю	DV _{DD}	7, 8
IIC3_SDA/GPIO4_11/EVT6_B/ USB2_PWRFAULT/BRGO1/ FTM8_CH1/CLK12_CLK8	Serial Data	M4	Ю	DV _{DD}	7, 8
IIC4_SCL/GPIO4_12/EVT7_B/ USB3_DRVVBUS/TDMA_RQ/ FTM3_FAULT/ UC1_CDB_RXER	Serial Clock	М3	Ю	DV _{DD}	7, 8
IIC4_SDA/GPIO4_13/EVT8_B/ USB3_PWRFAULT/ TDMB_RQ/FTM3_EXTCLK/ UC3_CDB_RXER	Serial Data	N3	Ю	DV _{DD}	7, 8
	USB				
USB2_DRVVBUS/IIC3_SCL/ GPIO4_10/EVT5_B/BRGO4/ FTM8_CH0/CLK11	DRV VBus	L4	0	DV _{DD}	1
USB2_PWRFAULT/IIC3_SDA/ GPIO4_11/EVT6_B/BRGO1/ FTM8_CH1/CLK12_CLK8	PWR Fault	M4	I	DV _{DD}	1
USB3_DRVVBUS/IIC4_SCL/ GPIO4_12/EVT7_B/ TDMA_RQ/FTM3_FAULT/ UC1_CDB_RXER	DRV Bus	МЗ	0	DV _{DD}	1
USB3_PWRFAULT/IIC4_SDA/ GPIO4_13/EVT8_B/ TDMB_RQ/FTM3_EXTCLK/ UC3_CDB_RXER	PWR Fault	N3	I	DV _{DD}	1
USB_DRVVBUS/GPIO4_29	USB_DRVVBUS	H6	0	DV_DD	1
USB_PWRFAULT/GPIO4_30	USB_PWRFAULT	G6	I	DV_DD	1
	Battery Backe	d RTC		-	1
TA_BB_RTC	Reserved	G20	I	TA_BB_V _{DD}	33
	DSYSCLI	<			•
DIFF_SYSCLK	Single Source System Clock Differential (positive)	G8	I	OV_{DD}	19
DIFF_SYSCLK_B	Single Source System Clock Differential (negative)	G9	I	OV_{DD}	19
	Power-On-Reset Co	nfiguration			
cfg_dram_type/ IFC_A21 / QSPI_B_SCK	Power-on-Reset Configuration	C11	I	OV _{DD}	1, 4
cfg_eng_use0/ IFC_WE0_B	Power-on-Reset Configuration	C15	I	OV _{DD}	1, 4
cfg_eng_use1/IFC_OE_B	Power-on-Reset Configuration	C18	I	OV _{DD}	1, 4

Table 1. Pinout list by bus (continued)

Signal Signal description Package Pin Power supply								
Signai	Signal description	Раскаде pin number	type	Power supply	Notes			
cfg_eng_use2/ IFC_WP0_B	Power-on-Reset Configuration	D19	I	OV_{DD}	1, 4			
cfg_gpinput0/IFC_AD00	Power-on-Reset Configuration	B8	I	OV_{DD}	1, 4			
cfg_gpinput1/IFC_AD01	Power-on-Reset Configuration	A8	I	OV_{DD}	1, 4			
cfg_gpinput2/IFC_AD02	Power-on-Reset Configuration	В9	I	OV_{DD}	1, 4			
cfg_gpinput3/IFC_AD03	Power-on-Reset Configuration	A9	I	OV_{DD}	1, 4			
cfg_gpinput4/IFC_AD04	Power-on-Reset Configuration	A10	I	OV_{DD}	1, 4			
cfg_gpinput5/IFC_AD05	Power-on-Reset Configuration	B11	I	OV_{DD}	1, 4			
cfg_gpinput6/IFC_AD06	Power-on-Reset Configuration	A11	I	OV_{DD}	1, 4			
cfg_gpinput7/IFC_AD07	Power-on-Reset Configuration	B12	I	OV_{DD}	1, 4			
cfg_ifc_te/ IFC_TE	Power-on-Reset Configuration	E14	I	OV_{DD}	1, 4			
cfg_rcw_src0/ IFC_AD08	Power-on-Reset Configuration	A12	I	OV _{DD}	1, 4			
cfg_rcw_src1/IFC_AD09	Power-on-Reset Configuration	A13	I	OV_{DD}	1, 4			
cfg_rcw_src2/IFC_AD10	Power-on-Reset Configuration	B14	I	OV_{DD}	1, 4			
cfg_rcw_src3/IFC_AD11	Power-on-Reset Configuration	A14	I	OV _{DD}	1, 4			
cfg_rcw_src4/IFC_AD12	Power-on-Reset Configuration	B15	I	OV_{DD}	1, 4			
cfg_rcw_src5/IFC_AD13	Power-on-Reset Configuration	A15	I	OV _{DD}	1, 4			
cfg_rcw_src6/IFC_AD14	Power-on-Reset Configuration	A16	I	OV _{DD}	1, 4			
cfg_rcw_src7/ IFC_AD15	Power-on-Reset Configuration	A17	I	OV _{DD}	1, 4			
cfg_rcw_src8/IFC_CLE	Power-on-Reset Configuration	C19	I	OV _{DD}	1, 4			
	General Purpose In	put/Output						
GPIO1_13/ASLEEP	General Purpose Input/Output	E9	0	OV _{DD}	1, 4			
GPIO1_14/RTC	General Purpose Input/Output	F16	Ю	OV _{DD}				
GPIO1_15/UART1_SOUT	General Purpose Input/Output	H1	Ю	DV _{DD}				
GPIO1_16/ UART2_SOUT / LPUART1_SOUT/FTM4_CH0	General Purpose Input/Output	L2	Ю	DV_DD				
GPIO1_17/UART1_SIN	General Purpose Input/Output	H2	Ю	DV _{DD}				
GPIO1_18/ UART2_SIN / FTM4_CH1/LPUART1_SIN	General Purpose Input/Output	K1	Ю	DV_DD				
GPIO1_19/ UART1_RTS_B / UART3_SOUT/ LPUART2_SOUT/FTM4_CH2	General Purpose Input/Output	J2	10	DV _{DD}				
GPIO1_20/ UART2_RTS_B / UART4_SOUT/ LPUART4_SOUT/FTM4_CH3/ LPUART1_RTS_B	General Purpose Input/Output	L1	Ю	DV _{DD}				
GPIO1_21/ UART1_CTS_B / UART3_SIN/FTM4_CH4/ LPUART2_SIN	General Purpose Input/Output	J1	Ю	DV _{DD}				
GPIO1_22/ UART2_CTS_B / UART4_SIN/FTM4_CH5/	General Purpose Input/Output	M2	Ю	DV_DD				

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package Pin	Pin Power supply		
Signal	Oignal description	pin number	type	i ower suppry	Notes
LPUART1_CTS_B/ LPUART4_SIN					
GPIO1_23/IRQ03/FTM3_CH7/ TDMB_TSYNC/ UC3_RTSB_TXEN	General Purpose Input/Output	J3	Ю	DV _{DD}	
GPIO1_24/IRQ04/FTM3_CH0/ TDMA_RXD/UC1_RXD7/ TDMA_TXD	General Purpose Input/Output	J4	Ю	DV _{DD}	
GPIO1_25/IRQ05/FTM3_CH1/ TDMA_RSYNC/ UC1_CTSB_RXDV	General Purpose Input/Output	J5	Ю	DV _{DD}	
GPIO1_26/IRQ06/FTM3_CH2/ TDMA_RXD_EXC/ TDMA_TXD/UC1_TXD7	General Purpose Input/Output	K5	Ю	DV _{DD}	
GPIO1_27/IRQ07/FTM3_CH3/ TDMA_TSYNC/ UC1_RTSB_TXEN	General Purpose Input/Output	L5	Ю	DV _{DD}	
GPIO1_28/IRQ08/FTM3_CH4/ TDMB_RXD/UC3_RXD7/ TDMB_TXD	General Purpose Input/Output	M5	Ю	DV _{DD}	
GPIO1_29/IRQ09/FTM3_CH5/ TDMB_RSYNC/ UC3_CTSB_RXDV	General Purpose Input/Output	N5	Ю	DV _{DD}	
GPIO1_30/IRQ10/FTM3_CH6/ TDMB_RXD_EXC/ TDMB_TXD/UC3_TXD7	General Purpose Input/Output	P4	Ю	DV _{DD}	
GPIO1_31/ IRQ11	General Purpose Input/Output	V5	Ю	LV _{DD}	
GPIO2_00/SPI_CS0_B/ SDHC_DAT4/SDHC_VS	General Purpose Input/Output	ТЗ	Ю	OV _{DD}	
GPIO2_01/SPI_CS1_B/ SDHC_DAT5/ SDHC_CMD_DIR	General Purpose Input/Output	T5	Ю	OV _{DD}	
GPIO2_02/ SPI_CS2_B / SDHC_DAT6/ SDHC_DAT0_DIR	General Purpose Input/Output	U5	Ю	OV _{DD}	
GPIO2_03/SPI_CS3_B/ SDHC_DAT7/ SDHC_DAT123_DIR	General Purpose Input/Output	U3	Ю	OV _{DD}	
GPIO2_04/ SDHC_CMD / LPUART3_SOUT/FTM4_CH6	General Purpose Input/Output	P2	Ю	EV _{DD}	
GPIO2_05/ SDHC_DAT0 / FTM4_CH7/LPUART3_SIN	General Purpose Input/Output	P1	Ю	EV _{DD}	
GPIO2_06/ SDHC_DAT1 / LPUART5_SOUT/ FTM4_FAULT/ LPUART2_RTS_B	General Purpose Input/Output	R2	Ю	EV _{DD}	

Pin assignments

Table 1. Pinout list by bus (continued)

Signal Signal description Backers Bin Bower cumply Ma							
Signal	Signal description	Package pin number	Pin type	Power supply	Notes		
GPIO2_07/SDHC_DAT2/ LPUART2_CTS_B/ LPUART5_SIN/ FTM4_EXTCLK	General Purpose Input/Output	R1	Ю	EV _{DD}			
GPIO2_08/SDHC_DAT3/ LPUART6_SOUT/ FTM4_QD_PHA/ LPUART3_RTS_B	General Purpose Input/Output	T1	Ю	EV _{DD}			
GPIO2_09/SDHC_CLK/ LPUART3_CTS_B/ LPUART6_SIN/ FTM4_QD_PHB	General Purpose Input/Output	P3	Ю	EV _{DD}			
GPIO2_10/ IFC_CS1_B / FTM7_CH0	General Purpose Input/Output	A19	Ю	OV _{DD}			
GPIO2_11/ IFC_CS2_B / FTM7_CH1	General Purpose Input/Output	D20	Ю	OV _{DD}			
GPIO2_12/ IFC_CS3_B / QSPI_B_DATA3/ FTM7_EXTCLK	General Purpose Input/Output	C20	Ю	OV _{DD}			
GPIO2_13/ IFC_PAR0 / QSPI_B_DATA0/FTM6_CH0	General Purpose Input/Output	B18	Ю	OV _{DD}			
GPIO2_14/ IFC_PAR1 / QSPI_B_DATA1/FTM6_CH1	General Purpose Input/Output	D17	Ю	OV _{DD}			
GPIO2_15/ IFC_PERR_B / QSPI_B_DATA2/ FTM6_EXTCLK	General Purpose Input/Output	E17	Ю	OV _{DD}			
GPIO2_25/ IFC_A25 / QSPI_A_DATA3/FTM5_CH0/ IFC_CS4_B/IFC_RB2_B	General Purpose Input/Output	C13	Ю	OV _{DD}			
GPIO2_26/ IFC_A26 / FTM5_CH1/IFC_CS5_B/ IFC_RB3_B	General Purpose Input/Output	D14	Ю	OV _{DD}			
GPIO2_27/ IFC_A27 / FTM5_EXTCLK/IFC_CS6_B	General Purpose Input/Output	C14	Ю	OV_{DD}			
GPIO3_00/EMI1_MDC	General Purpose Input/Output	Y5	Ю	LV _{DD}			
GPIO3_01/EMI1_MDIO	General Purpose Input/Output	W5	Ю	LV _{DD}			
GPIO3_02/ EC1_TXD3 / FTM1_CH5	General Purpose Input/Output	V3	Ю	LV _{DD}			
GPIO3_03/EC1_TXD2/ FTM1_CH7	General Purpose Input/Output	V4	Ю	LV _{DD}			
GPIO3_04/ EC1_TXD1 / FTM1_CH3	General Purpose Input/Output	W3	Ю	LV _{DD}			
GPIO3_05/ EC1_TXD0 / FTM1_CH2	General Purpose Input/Output	Y3	Ю	LV _{DD}			
GPIO3_06/ EC1_TX_EN / FTM1_FAULT	General Purpose Input/Output	Y4	Ю	LV _{DD}			

Table 1. Pinout list by bus (continued)

Ciamal.	Circul description	`		,	Notes
Signal	Signal description	Package pin number	Pin type	Power supply	Notes
GPIO3_07/EC1_GTX_CLK/ FTM1_EXTCLK	General Purpose Input/Output	U4	Ю	LV _{DD}	
GPIO3_08/ EC1_GTX_CLK125	General Purpose Input/Output	AA3	0	LV _{DD}	
GPIO3_09/ EC1_RXD3 / FTM1_CH4	General Purpose Input/Output	U2	Ο	LV _{DD}	
GPIO3_10/ EC1_RXD2 / FTM1_CH6	General Purpose Input/Output	V1	0	LV _{DD}	
GPIO3_11/ EC1_RXD1 / FTM1_CH1	General Purpose Input/Output	W1	Ю	LV _{DD}	
GPIO3_12/ EC1_RXD0 / FTM1_CH0	General Purpose Input/Output	W2	Ю	LV _{DD}	
GPIO3_13/ EC1_RX_CLK / FTM1_QD_PHA	General Purpose Input/Output	U1	Ю	LV _{DD}	
GPIO3_14/ EC1_RX_DV / FTM1_QD_PHB	General Purpose Input/Output	Y1	Ю	LV _{DD}	
GPIO3_15/EC2_TXD3/ TSEC_1588_ALARM_OUT2/ FTM2_CH5	General Purpose Input/Output	AB3	Ю	LV _{DD}	
GPIO3_16/EC2_TXD2/ TSEC_1588_ALARM_OUT1/ FTM2_CH7	General Purpose Input/Output	AC3	Ю	LV _{DD}	
GPIO3_17/EC2_TXD1/ TSEC_1588_CLK_OUT/ FTM2_CH3	General Purpose Input/Output	AC4	Ю	LV _{DD}	
GPIO3_18/EC2_TXD0/ TSEC_1588_PULSE_OUT2/ FTM2_CH2	General Purpose Input/Output	AD3	Ю	LV _{DD}	
GPIO3_19/ EC2_TX_EN / FTM2_FAULT	General Purpose Input/Output	AE3	Ю	LV _{DD}	
GPIO3_20/ EC2_GTX_CLK / FTM2_EXTCLK	General Purpose Input/Output	AA4	Ю	LV _{DD}	
GPIO3_21/ EC2_GTX_CLK125	General Purpose Input/Output	AE4	10	LV _{DD}	
GPIO3_22/ EC2_RXD3 / FTM2_CH4	General Purpose Input/Output	AA2	Ю	LV _{DD}	
GPIO3_23/ EC2_RXD2 / FTM2_CH6	General Purpose Input/Output	AB1	Ю	LV _{DD}	
GPIO3_24/EC2_RXD1/ TSEC_1588_PULSE_OUT1/ FTM2_CH1	General Purpose Input/Output	AC1	Ю	LV _{DD}	
GPIO3_25/ EC2_RXD0 / TSEC_1588_TRIG_IN2/ FTM2_CH0	General Purpose Input/Output	AC2	Ю	LV _{DD}	
GPIO3_26/ EC2_RX_CLK / TSEC_1588_CLK_IN/ FTM2_QD_PHA	General Purpose Input/Output	AA1	Ю	LV _{DD}	

Pin assignments

Table 1. Pinout list by bus (continued)

Signal Signal description Package Pin Power supply							
Signal	Oignal description	pin number	type	i ower suppry	Notes		
GPIO3_27/ EC2_RX_DV / TSEC_1588_TRIG_IN1/ FTM2_QD_PHB	General Purpose Input/Output	AD2	Ю	LV _{DD}			
GPIO4_00/EMI2_MDC	General Purpose Input/Output	Y6	Ю	TV _{DD}			
GPIO4_01/EMI2_MDIO	General Purpose Input/Output	W6	Ю	TV _{DD}			
GPIO4_02/IIC2_SCL/ SDHC_CD_B/FTM3_QD_PHA/ CLK9/QE_SI1_STROBE0/ BRGO2	General Purpose Input/Output	КЗ	Ю	DV _{DD}			
GPIO4_03/IIC2_SDA/ SDHC_WP/FTM3_QD_PHB/ CLK10/QE_SI1_STROBE1/ BRGO3	General Purpose Input/Output	L3	Ю	DV _{DD}			
GPIO4_10/IIC3_SCL/EVT5_B/ USB2_DRVVBUS/BRGO4/ FTM8_CH0/CLK11	General Purpose Input/Output	L4	Ю	DV _{DD}			
GPIO4_11/IIC3_SDA/EVT6_B/ USB2_PWRFAULT/BRGO1/ FTM8_CH1/CLK12_CLK8	General Purpose Input/Output	M4	Ю	DV _{DD}			
GPIO4_12/ IIC4_SCL /EVT7_B/ USB3_DRVVBUS/TDMA_RQ/ FTM3_FAULT/ UC1_CDB_RXER	General Purpose Input/Output	М3	Ю	DV _{DD}			
GPIO4_13/ IIC4_SDA /EVT8_B/ USB3_PWRFAULT/ TDMB_RQ/FTM3_EXTCLK/ UC3_CDB_RXER	General Purpose Input/Output	N3	Ю	DV _{DD}			
GPIO4_29/USB_DRVVBUS	General Purpose Input/Output	H6	Ю	DV_DD			
GPIO4_30/USB_PWRFAULT	General Purpose Input/Output	G6	10	DV_DD			
	Frequency Timer	Module 1					
FTM1_CH0/ EC1_RXD0 / GPIO3_12	Channel 0	W2	Ю	LV _{DD}			
FTM1_CH1/ EC1_RXD1 / GPIO3_11	Channel 1	W1	Ю	LV _{DD}			
FTM1_CH2/ EC1_TXD0 / GPIO3_05	Channel 2	Y3	Ю	LV _{DD}			
FTM1_CH3/ EC1_TXD1 / GPIO3_04	Channel 3	W3	Ю	LV _{DD}			
FTM1_CH4/ EC1_RXD3 / GPIO3_09	Channel 4	U2	Ю	LV _{DD}			
FTM1_CH5/ EC1_TXD3 / GPIO3_02	Channel 5	V3	Ю	LV _{DD}			
FTM1_CH6/ EC1_RXD2 / GPIO3_10	Channel 6	V1	Ю	LV _{DD}			

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
FTM1_CH7/ EC1_TXD2 / GPIO3_03	Channel 7	V4	Ю	LV _{DD}	
FTM1_EXTCLK/ EC1_GTX_CLK/GPIO3_07	Ext Clock	U4	I	LV _{DD}	1
FTM1_FAULT/ EC1_TX_EN / GPIO3_06	Fault	Y4	I	LV _{DD}	1
FTM1_QD_PHA/ EC1_RX_CLK/GPIO3_13	Phase A	U1	-	LV _{DD}	1
FTM1_QD_PHB/ EC1_RX_DV /GPIO3_14	Phase B	Y1	Ι	LV _{DD}	1
	Frequency Timer	Module 2			
FTM2_CH0/ EC2_RXD0 / GPIO3_25/ TSEC_1588_TRIG_IN2	Channel 0	AC2	10	LV _{DD}	
FTM2_CH1/ EC2_RXD1 / GPIO3_24/ TSEC_1588_PULSE_OUT1	Channel 1	AC1	Ю	LV _{DD}	
FTM2_CH2/ EC2_TXD0 / GPIO3_18/ TSEC_1588_PULSE_OUT2	Channel 2	AD3	Ю	LV _{DD}	
FTM2_CH3/ EC2_TXD1 / GPIO3_17/ TSEC_1588_CLK_OUT	Channel 3	AC4	Ю	LV _{DD}	
FTM2_CH4/ EC2_RXD3 / GPIO3_22	Channel 4	AA2	Ю	LV _{DD}	
FTM2_CH5/ EC2_TXD3 / GPIO3_15/ TSEC_1588_ALARM_OUT2	Channel 5	AB3	Ю	LV _{DD}	
FTM2_CH6/ EC2_RXD2 / GPIO3_23	Channel 6	AB1	Ю	LV _{DD}	
FTM2_CH7/ EC2_TXD2 / GPIO3_16/ TSEC_1588_ALARM_OUT1	Channel 7	AC3	Ю	LV _{DD}	
FTM2_EXTCLK/ EC2_GTX_CLK/GPIO3_20	Ext Clock	AA4	I	LV _{DD}	1
FTM2_FAULT/ EC2_TX_EN / GPIO3_19	Fault	AE3	I	LV _{DD}	1
FTM2_QD_PHA/ EC2_RX_CLK/GPIO3_26/ TSEC_1588_CLK_IN	Phase A	AA1	I	LV _{DD}	1
FTM2_QD_PHB/ EC2_RX_DV /GPIO3_27/ TSEC_1588_TRIG_IN1	Phase B	AD2	I	LV _{DD}	1
	Frequency Timer	Module 3			

Table 1. Pinout list by bus (continued)

Table 1. Fillout list by bus (continued)								
Signal	Signal description	Package pin number	Pin type	Power supply	Notes			
FTM3_CH0/ IRQ04 /GPIO1_24/ TDMA_RXD/UC1_RXD7/ TDMA_TXD	Channel 0	J4	Ю	DV _{DD}				
FTM3_CH1/ IRQ05 /GPIO1_25/ TDMA_RSYNC/ UC1_CTSB_RXDV	Channel 1	J5	Ю	DV _{DD}				
FTM3_CH2/ IRQ06 /GPIO1_26/ TDMA_RXD_EXC/ TDMA_TXD/UC1_TXD7	Channel 2	K5	Ю	DV _{DD}				
FTM3_CH3/ IRQ07 /GPIO1_27/ TDMA_TSYNC/ UC1_RTSB_TXEN	Channel 3	L5	Ю	DV _{DD}				
FTM3_CH4/ IRQ08 /GPIO1_28/ TDMB_RXD/UC3_RXD7/ TDMB_TXD	Channel 4	M5	Ю	DV _{DD}				
FTM3_CH5/ IRQ09 /GPIO1_29/ TDMB_RSYNC/ UC3_CTSB_RXDV	Channel 5	N5	Ю	DV _{DD}				
FTM3_CH6/ IRQ10 /GPIO1_30/ TDMB_RXD_EXC/ TDMB_TXD/UC3_TXD7	Channel 6	P4	Ю	DV _{DD}				
FTM3_CH7/ IRQ03 /GPIO1_23/ TDMB_TSYNC/ UC3_RTSB_TXEN	Channel 7	J3	Ю	DV _{DD}				
FTM3_EXTCLK/IIC4_SDA/ GPIO4_13/EVT8_B/ USB3_PWRFAULT/ TDMB_RQ/UC3_CDB_RXER	Ext Clock	N3	I	DV _{DD}	1			
FTM3_FAULT/ IIC4_SCL / GPIO4_12/EVT7_B/ USB3_DRVVBUS/TDMA_RQ/ UC1_CDB_RXER	Fault	МЗ	I	DV _{DD}	1			
FTM3_QD_PHA/ IIC2_SCL / GPIO4_02/SDHC_CD_B/ CLK9/QE_SI1_STROBE0/ BRGO2	Phase A	КЗ	I	DV _{DD}	1			
FTM3_QD_PHB/ IIC2_SDA / GPIO4_03/SDHC_WP/CLK10/ QE_SI1_STROBE1/BRGO3	Phase B	L3	I	DV _{DD}	1			
	Frequency Timer	Module 4	•		1			
FTM4_CH0/ UART2_SOUT / GPIO1_16/LPUART1_SOUT	Channel 0	L2	Ю	DV_DD				
FTM4_CH1/ UART2_SIN / GPIO1_18/LPUART1_SIN	Channel 1	K1	Ю	DV_DD				
FTM4_CH2/ UART1_RTS_B / GPIO1_19/UART3_SOUT/ LPUART2_SOUT	Channel 2	J2	Ю	DV _{DD}				
								

Table 1. Pinout list by bus (continued)

Circul Circul description Declare Din Device events Notes								
Signal	Signal description	Package pin number	Pin type	Power supply	Notes			
FTM4_CH3/ UART2_RTS_B / GPIO1_20/UART4_SOUT/ LPUART4_SOUT/ LPUART1_RTS_B	Channel 3	L1	Ю	DV_DD				
FTM4_CH4/ UART1_CTS_B / GPIO1_21/UART3_SIN/ LPUART2_SIN	Channel 4	J1	Ю	DV _{DD}				
FTM4_CH5/ UART2_CTS_B / GPIO1_22/UART4_SIN/ LPUART1_CTS_B/ LPUART4_SIN	Channel 5	M2	Ю	DV _{DD}				
FTM4_CH6/ SDHC_CMD / GPIO2_04/LPUART3_SOUT	Channel 6	P2	Ю	EV _{DD}				
FTM4_CH7/ SDHC_DAT0 / GPIO2_05/LPUART3_SIN	Channel 7	P1	Ю	EV _{DD}				
FTM4_EXTCLK/ SDHC_DAT2 / GPIO2_07/LPUART2_CTS_B/ LPUART5_SIN	Ext Clock	R1	I	EV _{DD}	1			
FTM4_FAULT/ SDHC_DAT1 / GPIO2_06/LPUART5_SOUT/ LPUART2_RTS_B	Fault	R2	I	EV _{DD}	1			
FTM4_QD_PHA/ SDHC_DAT3 / GPIO2_08/LPUART6_SOUT/ LPUART3_RTS_B	Phase A	T1	I	EV _{DD}	1			
FTM4_QD_PHB/ SDHC_CLK / GPIO2_09/LPUART3_CTS_B/ LPUART6_SIN	Phase B	P3	I	EV _{DD}	1			
	Frequency Timer	Module 5	ļ		'			
FTM5_CH0/ IFC_A25 / GPIO2_25/QSPI_A_DATA3/ IFC_CS4_B/IFC_RB2_B	Channel 0	C13	Ю	OV _{DD}				
FTM5_CH1/ IFC_A26 / GPIO2_26/IFC_CS5_B/ IFC_RB3_B	Channel 1	D14	Ю	OV _{DD}				
FTM5_EXTCLK/ IFC_A27 / GPIO2_27/IFC_CS6_B	Ext Clock	C14	I	OV _{DD}	1			
	Frequency Timer	Module 6			'			
FTM6_CH0/ IFC_PAR0 / GPIO2_13/QSPI_B_DATA0	Channel 0	B18	Ю	OV _{DD}				
FTM6_CH1/ IFC_PAR1 / GPIO2_14/QSPI_B_DATA1	Channel 1	D17	Ю	OV_{DD}				
FTM6_EXTCLK/ IFC_PERR_B /GPIO2_15/QSPI_B_DATA2	Ext Clock	E17	I	OV_{DD}	1			
	Frequency Timer	Module 7	1	1	-			
FTM7_CH0/ IFC_CS1_B / GPIO2_10	Channel 0	A19	Ю	OV _{DD}				

Table 1. Pinout list by bus (continued)

Cianal	Cianal description	Doolsons	D:	Signal Signal description Package Pin Power supply								
Signai	Signal description	Раскаде pin number	type	Power supply	Notes							
FTM7_CH1/ IFC_CS2_B / GPIO2_11	Channel 1	D20	Ю	OV_{DD}								
FTM7_EXTCLK/ IFC_CS3_B / GPIO2_12/QSPI_B_DATA3	Ext Clock	C20	I	OV _{DD}	1							
	Frequency Timer	Module 8			•							
FTM8_CH0/ IIC3_SCL / GPIO4_10/EVT5_B/ USB2_DRVVBUS/BRGO4/ CLK11	Channel 0	L4	Ю	DV _{DD}								
FTM8_CH1/ IIC3_SDA / GPIO4_11/EVT6_B/ USB2_PWRFAULT/BRGO1/ CLK12_CLK8	Channel 1	M4	Ю	DV _{DD}								
	LPUART				<u>'</u>							
LPUART1_CTS_B/ UART2_CTS_B/GPIO1_22/ UART4_SIN/FTM4_CH5/ LPUART4_SIN	Clear to send	M2	I	DV _{DD}	1							
LPUART1_RTS_B/ UART2_RTS_B/GPIO1_20/ UART4_SOUT/ LPUART4_SOUT/FTM4_CH3	Request to send	L1	0	DV _{DD}	1							
LPUART1_SIN/ UART2_SIN / GPIO1_18/FTM4_CH1	Receive data	K1	Ι	DV_DD	1							
LPUART1_SOUT/ UART2_SOUT/GPIO1_16/ FTM4_CH0	Transmit data	L2	Ю	DV _{DD}								
LPUART2_CTS_B/ SDHC_DAT2/GPIO2_07/ LPUART5_SIN/ FTM4_EXTCLK	Clear to send	R1	I	EV _{DD}	1							
LPUART2_RTS_B/ SDHC_DAT1/GPIO2_06/ LPUART5_SOUT/ FTM4_FAULT	Request to send	R2	0	EV _{DD}	1							
LPUART2_SIN/ UART1_CTS_B/GPIO1_21/ UART3_SIN/FTM4_CH4	Receive data	J1	I	DV _{DD}	1							
LPUART2_SOUT/ UART1_RTS_B/GPIO1_19/ UART3_SOUT/FTM4_CH2	Transmit data	J2	Ю	DV_DD								
LPUART3_CTS_B/ SDHC_CLK/GPIO2_09/ LPUART6_SIN/ FTM4_QD_PHB	Clear to send	P3	Ι	EV _{DD}	1							
LPUART3_RTS_B/ SDHC_DAT3/GPIO2_08/	Request to send	T1	0	EV _{DD}	1							

Table 1. Pinout list by bus (continued)

Signal Signal description Package Din Dewar supply Not							
Signal	Signal description	Package pin number	Pin type	Power supply	Notes		
LPUART6_SOUT/ FTM4_QD_PHA							
LPUART3_SIN/ SDHC_DAT0 / GPIO2_05/FTM4_CH7	Receive data	P1	I	EV _{DD}	1		
LPUART3_SOUT/ SDHC_CMD/GPIO2_04/ FTM4_CH6	Transmit data	P2	Ю	EV _{DD}			
LPUART4_SIN/ UART2_CTS_B/GPIO1_22/ UART4_SIN/FTM4_CH5/ LPUART1_CTS_B	Receive data	M2	I	DV _{DD}	1		
LPUART4_SOUT/ UART2_RTS_B/GPIO1_20/ UART4_SOUT/FTM4_CH3/ LPUART1_RTS_B	Transmit data	L1	Ю	DV _{DD}			
LPUART5_SIN/SDHC_DAT2/ GPIO2_07/LPUART2_CTS_B/ FTM4_EXTCLK	Receive data	R1	I	EV _{DD}	1		
LPUART5_SOUT/ SDHC_DAT1/GPIO2_06/ FTM4_FAULT/ LPUART2_RTS_B	Transmit data	R2	Ю	EV _{DD}			
LPUART6_SIN/SDHC_CLK/ GPIO2_09/LPUART3_CTS_B/ FTM4_QD_PHB	Receive data	P3	I	EV _{DD}	1		
LPUART6_SOUT/ SDHC_DAT3/GPIO2_08/ FTM4_QD_PHA/ LPUART3_RTS_B	Transmit data	T1	Ю	EV _{DD}			
	QUICC Eng	ine					
CLK10/ IIC2_SDA /GPIO4_03/ SDHC_WP/FTM3_QD_PHB/ QE_SI1_STROBE1/BRGO3	QE clock	L3	I	DV _{DD}	1		
CLK11/ IIC3_SCL /GPIO4_10/ EVT5_B/USB2_DRVVBUS/ BRGO4/FTM8_CH0	QE clock	L4	I	DV _{DD}	1		
CLK12_CLK8/ IIC3_SDA / GPIO4_11/EVT6_B/ USB2_PWRFAULT/BRGO1/ FTM8_CH1	QE clock	M4	I	DV _{DD}	1		
CLK9/ IIC2_SCL /GPIO4_02/ SDHC_CD_B/FTM3_QD_PHA/ QE_SI1_STROBE0/BRGO2	QE clock	K3	I	DV _{DD}	1		
QE_SI1_STROBE0/ IIC2_SCL / GPIO4_02/SDHC_CD_B/ FTM3_QD_PHA/CLK9/BRGO2	SI strobe	K3	0	DV _{DD}	1		

Pin assignments

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
QE_SI1_STROBE1/IIC2_SDA/ GPIO4_03/SDHC_WP/ FTM3_QD_PHB/CLK10/ BRGO3	SI strobe	L3	0	DV_DD	1
UC1_CDB_RXER/IIC4_SCL/ GPIO4_12/EVT7_B/ USB3_DRVVBUS/TDMA_RQ/ FTM3_FAULT	Receive error	М3	I	DV _{DD}	1
UC1_CTSB_RXDV/IRQ05/ GPIO1_25/FTM3_CH1/ TDMA_RSYNC	Receive data	J5	I	DV _{DD}	1
UC1_RTSB_TXEN/IRQ07/ GPIO1_27/FTM3_CH3/ TDMA_TSYNC	Transmit enable	L5	0	DV _{DD}	1
UC1_RXD7/IRQ04/GPIO1_24/ FTM3_CH0/TDMA_RXD/ TDMA_TXD	Receive data	J4	I	DV _{DD}	1
UC1_TXD7/ IRQ06 /GPIO1_26/ FTM3_CH2/TDMA_RXD_EXC/ TDMA_TXD	Transmit data	K5	0	DV _{DD}	1
UC3_CDB_RXER/IIC4_SDA/ GPIO4_13/EVT8_B/ USB3_PWRFAULT/ TDMB_RQ/FTM3_EXTCLK	Receive error	N3	I	DV _{DD}	1
UC3_CTSB_RXDV/IRQ09/ GPIO1_29/FTM3_CH5/ TDMB_RSYNC	Receive data	N5	I	DV _{DD}	1
UC3_RTSB_TXEN/IRQ03/ GPIO1_23/FTM3_CH7/ TDMB_TSYNC	Transmit enable	J3	0	DV _{DD}	1
UC3_RXD7/IRQ08/GPIO1_28/ FTM3_CH4/TDMB_RXD/ TDMB_TXD	Receive data	M5	I	DV _{DD}	1
UC3_TXD7/ IRQ10 /GPIO1_30/ FTM3_CH6/TDMB_RXD_EXC/ TDMB_TXD	Transmit data	P4	0	DV _{DD}	1
	Baud rate ger	erator			
BRGO1/ IIC3_SDA /GPIO4_11/ EVT6_B/USB2_PWRFAULT/ FTM8_CH1/CLK12_CLK8	Baud Rate Generator 1	M4	0	DV _{DD}	1
BRGO2/ IIC2_SCL /GPIO4_02/ SDHC_CD_B/FTM3_QD_PHA/ CLK9/QE_SI1_STROBE0	Baud Rate Generator 2	K3	0	DV _{DD}	1
BRGO3/ IIC2_SDA /GPIO4_03/ SDHC_WP/FTM3_QD_PHB/ CLK10/QE_SI1_STROBE1	Baud Rate Generator 3	L3	0	DV _{DD}	1

Table 1. Pinout list by bus (continued)

Circul Circul description Destruct Dis Destruct Circul						
Signal	Signal description	Package pin number	Pin type	Power supply	Notes	
BRGO4/ IIC3_SCL /GPIO4_10/ EVT5_B/USB2_DRVVBUS/ FTM8_CH0/CLK11	Baud Rate Generator 4	L4	0	DV _{DD}	1	
	Time Division Mu	ıltiplexing				
TDMA_RQ/IIC4_SCL/ GPIO4_12/EVT7_B/ USB3_DRVVBUS/ FTM3_FAULT/ UC1_CDB_RXER	RQ	M3	0	DV _{DD}	1	
TDMA_RSYNC/IRQ05/ GPIO1_25/FTM3_CH1/ UC1_CTSB_RXDV	RSYNC	J5	I	DV _{DD}	1	
TDMA_RXD/ IRQ04 / GPIO1_24/FTM3_CH0/ UC1_RXD7/TDMA_TXD	RXD	J4	I	DV _{DD}	1	
TDMA_RXD_EXC/IRQ06/ GPIO1_26/FTM3_CH2/ TDMA_TXD/UC1_TXD7	Recieve Data	K5	I	DV _{DD}	1	
TDMA_TSYNC/IRQ07/ GPIO1_27/FTM3_CH3/ UC1_RTSB_TXEN	TSYNC	L5	I	DV _{DD}	1	
TDMA_TXD/ IRQ04 /GPIO1_24/ FTM3_CH0/TDMA_RXD/ UC1_RXD7	Transmit Data	J4	0	DV _{DD}	1	
TDMA_TXD/ IRQ06 /GPIO1_26/ FTM3_CH2/TDMA_RXD_EXC/ UC1_TXD7	Transmit Data	K5	0	DV _{DD}	1	
TDMB_RQ/IIC4_SDA/ GPIO4_13/EVT8_B/ USB3_PWRFAULT/ FTM3_EXTCLK/ UC3_CDB_RXER	RQ	N3	0	DV _{DD}	1	
TDMB_RSYNC/ IRQ09 / GPIO1_29/FTM3_CH5/ UC3_CTSB_RXDV	RSYNC	N5	I	DV _{DD}	1	
TDMB_RXD/IRQ08/ GPIO1_28/FTM3_CH4/ UC3_RXD7/TDMB_TXD	RXD	M5	I	DV _{DD}	1	
TDMB_RXD_EXC/IRQ10/ GPIO1_30/FTM3_CH6/ TDMB_TXD/UC3_TXD7	Recieve Data	P4	I	DV _{DD}	1	
TDMB_TSYNC/IRQ03/ GPIO1_23/FTM3_CH7/ UC3_RTSB_TXEN	TSYNC	J3	I	DV _{DD}	1	
TDMB_TXD/ IRQ08 /GPIO1_28/ FTM3_CH4/TDMB_RXD/ UC3_RXD7	Transmit Data	M5	0	DV _{DD}	1	

Table 1. Pinout list by bus (continued)

ruble 1. I mout not by bus (continued)							
Signal	Signal description	Package pin number	Pin type	Power supply	Notes		
TDMB_TXD/ IRQ10 /GPIO1_30/ FTM3_CH6/TDMB_RXD_EXC/ UC3_TXD7	Transmit Data	P4	0	DV _{DD}	1		
	TSEC_1	588		1			
TSEC_1588_ALARM_OUT1/ EC2_TXD2/GPIO3_16/ FTM2_CH7	Alarm Out	AC3	0	LV _{DD}	1		
TSEC_1588_ALARM_OUT2/ EC2_TXD3/GPIO3_15/ FTM2_CH5	Alarm Out	AB3	0	LV _{DD}	1		
TSEC_1588_CLK_IN/ EC2_RX_CLK/GPIO3_26/ FTM2_QD_PHA	Clock In	AA1	I	LV _{DD}	1		
TSEC_1588_CLK_OUT/ EC2_TXD1/GPIO3_17/ FTM2_CH3	Clock Out	AC4	0	LV _{DD}	1		
TSEC_1588_PULSE_OUT1/ EC2_RXD1/GPIO3_24/ FTM2_CH1	Pulse Out	AC1	0	LV _{DD}	1		
TSEC_1588_PULSE_OUT2/ EC2_TXD0/GPIO3_18/ FTM2_CH2	Pulse Out	AD3	0	LV _{DD}	1		
TSEC_1588_TRIG_IN1/ EC2_RX_DV/GPIO3_27/ FTM2_QD_PHB	Trigger In	AD2	I	LV _{DD}	1		
TSEC_1588_TRIG_IN2/ EC2_RXD0/GPIO3_25/ FTM2_CH0	Trigger In	AC2	I	LV _{DD}	1		
	QSPI				•		
QSPI_A_CS0/IFC_A16	Chip Select	D8	0	OV _{DD}	1		
QSPI_A_CS1/IFC_A17	Chip Select	C8	0	OV _{DD}	1		
QSPI_A_DATA0/ IFC_A22 / IFC_WP1_B	Data	D11	Ю	OV _{DD}			
QSPI_A_DATA1/ IFC_A23 / IFC_WP2_B	Data	C12	Ю	OV _{DD}			
QSPI_A_DATA2/ IFC_A24 / IFC_WP3_B	Data	D13	Ю	OV _{DD}			
QSPI_A_DATA3/ IFC_A25 / GPIO2_25/FTM5_CH0/ IFC_CS4_B/IFC_RB2_B	Data	C13	Ю	OV _{DD}			
QSPI_A_SCK/ IFC_A18	QSPI_A Clock	C9	0	OV _{DD}	1, 5		
QSPI_B_CS0/IFC_A19	Chip Select	D10	0	OV _{DD}	1		
QSPI_B_CS1/IFC_A20	Chip Select	C10	0	OV _{DD}	1		
QSPI_B_DATA0/ IFC_PAR0 / GPIO2_13/FTM6_CH0	Data	B18	Ю	OV _{DD}			

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
QSPI_B_DATA1/IFC_PAR1/ GPIO2_14/FTM6_CH1	Data	D17	Ю	OV_{DD}	
QSPI_B_DATA2/ IFC_PERR_B/GPIO2_15/ FTM6_EXTCLK	Data	E17	Ю	OV _{DD}	
QSPI_B_DATA3/ IFC_CS3_B / GPIO2_12/FTM7_EXTCLK	Data	C20	Ю	OV_{DD}	
QSPI_B_DATA3/ IFC_CS3_B / GPIO2_12/FTM7_EXTCLK	Data	C20	Ю	OV _{DD}	
QSPI_B_SCK/ IFC_A21 / cfg_dram_type	QSPI_B Clock	C11	0	OV _{DD}	1, 4
	Power and Groun	d Signals	1	-	1
GND001	GND	A2			
GND002	GND	A5			
GND003	GND	A24			
GND004	GND	B3			
GND005	GND	B4			
GND006	GND	B7			
GND007	GND	B10			
GND008	GND	B13			
GND009	GND	B16			
GND010	GND	B19			
GND011	GND	B21			
GND012	GND	B25			
GND013	GND	C1			
GND014	GND	C2			
GND015	GND	C5			
GND016	GND	C23			
GND017	GND	D3			
GND018	GND	D4			
GND019	GND	D7			
GND020	GND	D9			
GND021	GND	D12			
GND022	GND	D15			
GND023	GND	D18			
GND024	GND	D21			
GND025	GND	E1			
GND026	GND	E2			
GND027	GND	E5			
GND028	GND	E22			

Pin assignments

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
GND029	GND	E24			
GND030	GND	F3			
GND031	GND	F4			
GND032	GND	F7			
GND033	GND	F8			
GND034	GND	F11			
GND035	GND	F12			
GND036	GND	F13			
GND037	GND	F17			
GND038	GND	F20			
GND039	GND	G1			
GND040	GND	G2			
GND041	GND	G22			
GND042	GND	G24			
GND043	GND	H3			
GND044	GND	H4			
GND045	GND	H5			
GND046	GND	H8			
GND047	GND	H9			
GND048	GND	H10			
GND049	GND	H11			
GND050	GND	H12			
GND051	GND	H13			
GND052	GND	H14			
GND053	GND	H15			
GND054	GND	H16			
GND055	GND	H17			
GND056	GND	J7			
GND057	GND	J19			
GND058	GND	J20			
GND059	GND	J24			
GND060	GND	K2			
GND061	GND	K4			
GND062	GND	K7			
GND063	GND	K10			
GND064	GND	K12			
GND065	GND	K14			
GND066	GND	K16			

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
GND067	GND	K19			
GND068	GND	K22			
GND069	GND	L7			
GND070	GND	L9			
GND071	GND	L11			
GND072	GND	L13			
GND073	GND	L15			
GND074	GND	L17			
GND075	GND	L19			
GND076	GND	L20			
GND077	GND	L24			
GND078	GND	M7			
GND079	GND	M10			
GND080	GND	M12			
GND081	GND	M14			
GND082	GND	M16			
GND083	GND	M19			
GND084	GND	M22			
GND085	GND	N2			
GND086	GND	N4			
GND087	GND	N6			
GND088	GND	N9			
GND089	GND	N11			
GND090	GND	N13			
GND091	GND	N15			
GND092	GND	N17			
GND093	GND	N19			
GND094	GND	N20			
GND095	GND	P7			
GND096	GND	P8			
GND097	GND	P10			
GND098	GND	P12			
GND099	GND	P14			
GND100	GND	P16			
GND101	GND	P19			
GND102	GND	P22			
GND103	GND	P24			
GND104	GND	R9			

Pin assignments

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
GND105	GND	R11			
GND106	GND	R13			
GND107	GND	R15			
GND108	GND	R17			
GND109	GND	R19			
GND110	GND	R25			
GND111	GND	T2			
GND112	GND	T4			
GND113	GND	T8			
GND114	GND	T10			
GND115	GND	T12			
GND116	GND	T14			
GND117	GND	T20			
GND118	GND	U6			
GND119	GND	U9			
GND120	GND	U11			
GND121	GND	U20			
GND122	GND	V2			
GND123	GND	V8			
GND124	GND	V9			
GND125	GND	V10			
GND126	GND	V11			
GND127	GND	V12			
GND128	GND	V13			
GND129	GND	V14			
GND130	GND	V20			
GND131	GND	W4			
GND132	GND	W20			
GND133	GND	Y2			
GND134	GND	Y20			
GND135	GND	AB2			
GND136	GND	AB4			
GND137	GND	AD1			
GND138	GND	AD4			
GND139	GND	AE2			
SD_GND01	Serdes core logic GND	U15			34
SD_GND02	Serdes core logic GND	U16			34
SD_GND03	Serdes core logic GND	U17			34

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
SD_GND04	Serdes core logic GND	U18			34
SD_GND05	Serdes core logic GND	U19			34
SD_GND06	Serdes core logic GND	W8			34
SD_GND07	Serdes core logic GND	W11			34
SD_GND08	Serdes core logic GND	Y8			34
SD_GND09	Serdes core logic GND	Y9			34
SD_GND10	Serdes core logic GND	Y10			34
SD_GND11	Serdes core logic GND	Y11			34
SD_GND12	Serdes core logic GND	Y12			34
SD_GND13	Serdes core logic GND	Y14			34
SD_GND14	Serdes core logic GND	Y15			34
SD_GND15	Serdes core logic GND	Y16			34
SD_GND16	Serdes core logic GND	Y17			34
SD_GND17	Serdes core logic GND	Y18			34
SD_GND18	Serdes core logic GND	AA13			34
SD_GND19	Serdes core logic GND	AA16			34
SD_GND20	Serdes core logic GND	AA19			34
SD_GND21	Serdes core logic GND	AB13			34
SD_GND22	Serdes core logic GND	AB16			34
SD_GND23	Serdes core logic GND	AB19			34
SD_GND24	Serdes core logic GND	AC13			34
SD_GND25	Serdes core logic GND	AC14			34
SD_GND26	Serdes core logic GND	AC15			34
SD_GND27	Serdes core logic GND	AC16			34
SD_GND28	Serdes core logic GND	AC17			34
SD_GND29	Serdes core logic GND	AC18			34
SD_GND30	Serdes core logic GND	AC19			34
SD_GND31	Serdes core logic GND	AC20			34
SD_GND32	Serdes core logic GND	AD13			34
SD_GND33	Serdes core logic GND	AD16			34
SD_GND34	Serdes core logic GND	AD19			34
SD_GND35	Serdes core logic GND	AD21			34
SD_GND36	Serdes core logic GND	AE13			34
SD_GND37	Serdes core logic GND	AE16			34
SD_GND38	Serdes core logic GND	AE19			34
SD_GND39	Serdes core logic GND	AE21			34
SENSEGND	GND Sense pin	V7			
OVDD1	General I/O supply	J12		OV _{DD}	

Pin assignments

Table 1. Pinout list by bus (continued)

OVDD2 General I/O supply J13 OVDD3 General I/O supply J14 OVDD4 General I/O supply J15 OVDD5 General I/O supply J16 OVDD6 General I/O supply J17 OVDD7 General I/O supply N7 DVDD1 UART/I2C/QE supply - switchable K8 DVDD2 UART/I2C/QE supply - switchable L8 EVDD eSDHC supply - switchable M8 LVDD1 Ethernet controller 1 & 2 U12	OV _{DD} DV _{DD} DV _{DD} LV _{DD} LV _{DD} LV _{DD}	
OVDD4 General I/O supply J15 OVDD5 General I/O supply J16 OVDD6 General I/O supply J17 OVDD7 General I/O supply N7 DVDD1 UART/I2C/QE supply - switchable K8 DVDD2 UART/I2C/QE supply - switchable L8 EVDD eSDHC supply - switchable M8 LVDD1 Ethernet controller 1 & 2 U12	OV _{DD} OV _{DD} OV _{DD} OV _{DD} OV _{DD} DV _{DD} DV _{DD} LV _{DD} LV _{DD}	
OVDD5 General I/O supply J16 OVDD6 General I/O supply J17 OVDD7 General I/O supply N7 DVDD1 UART/I2C/QE supply - switchable K8 DVDD2 UART/I2C/QE supply - switchable L8 EVDD eSDHC supply - switchable M8 LVDD1 Ethernet controller 1 & 2 U12	OV _{DD} OV _{DD} OV _{DD} DV _{DD} DV _{DD} EV _{DD} LV _{DD}	
OVDD6 General I/O supply J17 OVDD7 General I/O supply N7 DVDD1 UART/I2C/QE supply - switchable K8 DVDD2 UART/I2C/QE supply - switchable L8 EVDD eSDHC supply - switchable M8 LVDD1 Ethernet controller 1 & 2 U12	OV _{DD} OV _{DD} OV _{DD} DV _{DD} EV _{DD} LV _{DD}	
OVDD7 General I/O supply N7 DVDD1 UART/I2C/QE supply - switchable K8 DVDD2 UART/I2C/QE supply - switchable L8 EVDD eSDHC supply - switchable M8 LVDD1 Ethernet controller 1 & 2 U12	OV _{DD} DV _{DD} DV _{DD} EV _{DD} LV _{DD}	
DVDD1 UART/I2C/QE supply - K8 switchable DVDD2 UART/I2C/QE supply - L8 switchable EVDD eSDHC supply - switchable M8 LVDD1 Ethernet controller 1 & 2 U12	DV _{DD} DV _{DD} EV _{DD} LV _{DD}	
switchable DVDD2 UART/I2C/QE supply - L8 switchable EVDD eSDHC supply - switchable M8 LVDD1 Ethernet controller 1 & 2 U12	DV _{DD} EV _{DD} LV _{DD}	
switchable EVDD eSDHC supply - switchable M8 LVDD1 Ethernet controller 1 & 2 U12	EV _{DD} LV _{DD}	
LVDD1 Ethernet controller 1 & 2 U12	LV _{DD}	
	LV _{DD}	
supply		
LVDD2 Ethernet controller 1 & 2 U13 supply	LV _{DD}	
LVDD3 Ethernet controller 1 & 2 U14 supply		
TVDD 1.2V/LVDD supply for MDIO V6 interface for 10G Fman (EC2)	TV _{DD}	
G1VDD01 DDR supply J18	G1V _{DD}	
G1VDD02 DDR supply K18	G1V _{DD}	
G1VDD03 DDR supply K20	G1V _{DD}	
G1VDD04 DDR supply L18	G1V _{DD}	
G1VDD05 DDR supply M18	G1V _{DD}	
G1VDD06 DDR supply M20	G1V _{DD}	
G1VDD07 DDR supply N18	G1V _{DD}	
G1VDD08 DDR supply P18	G1V _{DD}	
G1VDD09 DDR supply P20	G1V _{DD}	
G1VDD10 DDR supply R21	G1V _{DD}	
G1VDD11 DDR supply R23	G1V _{DD}	
G1VDD12 DDR supply T22	G1V _{DD}	
G1VDD13 DDR supply T24	G1V _{DD}	
G1VDD14 DDR supply V22	G1V _{DD}	
G1VDD15 DDR supply V24	G1V _{DD}	
G1VDD16 DDR supply Y22	G1V _{DD}	
G1VDD17 DDR supply Y24	G1V _{DD}	
G1VDD18 DDR supply AA20	G1V _{DD}	
G1VDD19 DDR supply AB22	G1V _{DD}	
G1VDD20 DDR supply AB24	G1V _{DD}	
G1VDD21 DDR supply AD22	G1V _{DD}	

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
G1VDD22	DDR supply	AD25		G1V _{DD}	
G1VDD23	DDR supply	AE24		G1V _{DD}	
S1VDD1	SerDes1 core logic supply	T15		S1V _{DD}	
S1VDD2	SerDes1 core logic supply	T16		S1V _{DD}	
S1VDD3	SerDes1 core logic supply	T17		S1V _{DD}	
S1VDD4	SerDes1 core logic supply	T18		S1V _{DD}	
S1VDD5	SerDes1 core logic supply	W14		S1V _{DD}	
X1VDD1	SerDes1 transceiver supply	W15		X1V _{DD}	
X1VDD2	SerDes1 transceiver supply	W16		X1V _{DD}	
X1VDD3	SerDes1 transceiver supply	W17		X1V _{DD}	
X1VDD4	SerDes1 transceiver supply	W18		X1V _{DD}	
X1VDD5	SerDes1 transceiver supply	Y19		X1V _{DD}	
FA_VL	Reserved	R7		FA_VL	15
PROG_MTR	Reserved	G14		PROG_MTR	15
TA_PROG_SFP	SFP Fuse Programming Override supply	F14		TA_PROG_SFP	31
TH_VDD	Thermal Monitor Unit supply	T6		TH_V _{DD}	32
VDD01	Supply for cores and platform	K13		V_{DD}	
VDD02	Supply for cores and platform	K15		V_{DD}	
VDD03	Supply for cores and platform	K17		V_{DD}	
VDD04	Supply for cores and platform	L10		V_{DD}	
VDD05	Supply for cores and platform	L12		V_{DD}	
VDD06	Supply for cores and platform	L14		V_{DD}	
VDD07	Supply for cores and platform	L16		V_{DD}	
VDD08	Supply for cores and platform	M9		V_{DD}	
VDD09	Supply for cores and platform	M11		V_{DD}	
VDD10	Supply for cores and platform	M13		V_{DD}	
VDD11	Supply for cores and platform	M15		V_{DD}	
VDD12	Supply for cores and platform	M17		V_{DD}	
VDD13	Supply for cores and platform	N8		V_{DD}	
VDD14	Supply for cores and platform	N10		V_{DD}	
VDD15	Supply for cores and platform	N12		V_{DD}	
VDD16	Supply for cores and platform	N14		V_{DD}	
VDD17	Supply for cores and platform	N16		V_{DD}	
VDD18	Supply for cores and platform	P9		V_{DD}	
VDD19	Supply for cores and platform	P11		V_{DD}	
VDD20	Supply for cores and platform	P13		V_{DD}	
VDD21	Supply for cores and platform	P15		V_{DD}	

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
VDD22	Supply for cores and platform	P17		V_{DD}	
VDD23	Supply for cores and platform	R8		V_{DD}	
VDD24	Supply for cores and platform	R10		V_{DD}	
VDD25	Supply for cores and platform	R12		V_{DD}	
VDD26	Supply for cores and platform	R14		V_{DD}	
VDD27	Supply for cores and platform	R16		V_{DD}	
VDD28	Supply for cores and platform	R18		V_{DD}	
VDD29	Supply for cores and platform	T9		V_{DD}	
VDD30	Supply for cores and platform	T11		V_{DD}	
VDD31	Supply for cores and platform	T13		V_{DD}	
VDD32	Supply for cores and platform	U8		V_{DD}	
VDD33	Supply for cores and platform	U10		V_{DD}	
TA_BB_VDD	Battery Backed Security Monitor supply	H20		TA_BB_V _{DD}	
AVDD_CGA1	CPU Cluster Group A PLL1 supply.	G12		AVDD_CGA1	30
AVDD_CGA2	CPU Cluster Group A PLL2 supply.	G11		AVDD_CGA2	30
AVDD_PLAT	Platform PLL supply.	G13		AVDD_PLAT	30
AVDD_D1	DDR1 PLL supply.	T19		AVDD_D1	30
AVDD_SD1_PLL1	SerDes1 PLL 1 supply.	W12		AVDD_SD1_PLL1	30
AVDD_SD1_PLL2	SerDes1 PLL 2 supply.	V19		AVDD_SD1_PLL2	30
SENSEVDD	Vdd Sense pin	W7		SENSEVDD	
USB_HVDD1	3.3V High Supply	J8		USB_HV _{DD}	
USB_HVDD2	3.3V High Supply	J9		USB_HV _{DD}	
USB_SDVDD1	1.0 V Analog and digital HS supply	K9		USB_SDV _{DD}	
USB_SDVDD2	1.0 V Analog and digital HS supply	K11		USB_SDV _{DD}	
USB_SVDD1	1.0 V Analog and digital SS supply	J10		USB_SV _{DD}	
USB_SVDD2	1.0 V Analog and digital SS supply	J11		USB_SV _{DD}	
	No Connectio	n Pins	,	,	1
NC_AA10	No Connection	AA10			12
NC_AA11	No Connection	AA11			12
NC_AA12	No Connection	AA12			12
NC_AA5	No Connection	AA5			12
NC_AA6	No Connection	AA6			12
NC_AA7	No Connection	AA7			12

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
NC_AA8	No Connection	AA8			12
NC_AA9	No Connection	AA9			12
NC_AB10	No Connection	AB10			12
NC_AB11	No Connection	AB11			12
NC_AB12	No Connection	AB12			12
NC_AB5	No Connection	AB5			12
NC_AB6	No Connection	AB6			12
NC_AB7	No Connection	AB7			12
NC_AB8	No Connection	AB8			12
NC_AB9	No Connection	AB9			12
NC_AC10	No Connection	AC10			12
NC_AC11	No Connection	AC11			12
NC_AC12	No Connection	AC12			12
NC_AC5	No Connection	AC5			12
NC_AC6	No Connection	AC6			12
NC_AC7	No Connection	AC7			12
NC_AC8	No Connection	AC8			12
NC_AC9	No Connection	AC9			12
NC_AD10	No Connection	AD10			12
NC_AD11	No Connection	AD11			12
NC_AD12	No Connection	AD12			12
NC_AD5	No Connection	AD5			12
NC_AD6	No Connection	AD6			12
NC_AD7	No Connection	AD7			12
NC_AD8	No Connection	AD8			12
NC_AD9	No Connection	AD9			12
NC_AE10	No Connection	AE10			12
NC_AE11	No Connection	AE11			12
NC_AE12	No Connection	AE12			12
NC_AE5	No Connection	AE5			12
NC_AE6	No Connection	AE6			12
NC_AE7	No Connection	AE7			12
NC_AE8	No Connection	AE8			12
NC_AE9	No Connection	AE9			12
NC_K6	No Connection	K6			12
NC_L6	No Connection	L6			12
NC_M6	No Connection	M6			12
NC_Y13	No Connection	Y13			12

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
NC_Y7	No Connection	Y7	-		12

- 1. Functionally, this pin is an output or an input, but structurally it is an I/O because it either sample configuration input during reset, is a muxed pin, or has other manufacturing test functions. This pin will therefore be described as an I/O for boundary scan.
- 2. This output is actively driven during reset rather than being tri-stated during reset.
- 3. MDIC[0] is grounded through a 162Ω precision 1% resistor and MDIC[1] is connected to GV_{DD} through a 162Ω precision 1% resistor. For either full or half driver strength calibration of DDR IOs, use the same MDIC resistor value of 162Ω . The memory controller register setting can be used to determine automatic calibration is done to full or half drive strength. These pins are used for automatic calibration of the DDR3L/DDR4 IOs. The MDIC[0:1] pins must be connected to 162Ω precision 1% resistors.
- 4. This pin is a reset configuration pin. It has a weak ($\sim 20 \text{ k}\Omega$) internal pull-up P-FET that is enabled only when the processor is in its reset state. This pull-up is designed such that it can be overpowered by an external 4.7 k Ω resistor. However, if the signal is intended to be high after reset, and if there is any device on the net that might pull down the value of the net at reset, a pull-up or active driver is needed.
- 5. Pin must **NOT** be pulled down during power-on reset. This pin may be pulled up, driven high, or if there are any externally connected devices, left in tristate. If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a safe state during reset.
- 6. Recommend that a weak pull-up resistor (2-10 k Ω) be placed on this pin to the respective power supply.
- 7. This pin is an open-drain signal.
- 8. Recommend that a weak pull-up resistor (1 $k\Omega$) be placed on this pin to the respective power supply.
- 9. This pin has a weak (\sim 20 k Ω) internal pull-up P-FET that is always enabled.
- 10. These are test signals for factory use only and must be pulled up (100Ω to $1-k\Omega$) to the respective power supply for normal operation.
- 11. This pin requires a 200Ω pull-up to respective power-supply.
- 12. Do not connect. These pins should be left floating.

- 14. This pin requires an external 1-k Ω pull-down resistor to prevent PHY from seeing a valid Transmit Enable before it is actively driven.
- 15. These pins must be pulled to ground (GND).
- 16. This pin requires a 698Ω pull-up to respective power-supply.
- 17. These pins should be tied to ground if the diode is not utilized for temperature monitoring.
- 18. This pin should be connected to ground through 2-10k Ω resistor when not used.
- 19. This pin should be connected to ground through 2-10k Ω resistor when SYSCLK input is used as system clock.
- 21. This pin has a weak (\sim 20 k Ω) internal pull-up P-FET that is enabled only when the processor is in its reset state. This pin should have an optional pull down resistor on board. This is required to support DIFF_SYSCLK/DIFF_SYSCLK_B.
- 23. This pin must be pulled to OVDD through a 100-ohm to 1k-ohm resistor for a four core LS1043A device and tied to ground for a two core LS1023A device.
- 25. The alternate signal in DDR4 configuration is mentioned in corresponding Reference Manual.
- 27. Attach 200 Ohm +/-1% 100-ppm/C precision resistor-to-ground. Voltage range 0-250mV
- 28. The permissible voltage range is 0 V 5.25 V.
- 29. The permissible voltage range for input signal is 0 1.8V
- 30. It is measured at the input of the supply filter and not at the SoC pin.
- 31. Connect to ground when fuses are read-only.
- 32. TH_VDD must be tied to OVDD.
- 33. Recommend that a weak pull-down resistor (2-10 k-ohm) be placed on this pin to GND.
- 34. SD_GND must be directly connected to GND.
- 35. This pin is used for debug purposes. It is advised that boards are built with the ability to pull up and pull down this pin.
- 36. This pin must be pulled down to ground with a resistor of value 4.7k ohm.
- 37. This pin is driven to inactive state after PORESET_B is de-asserted.

Pin assignments

38. When using discrete DRAM, the MAPAR_ERR_B pin needs a 50 ohm to 100 ohm pull up resistor to GVDD.

Warning

See "Connection Recommendations in QorIQ LS1043A Design Checklist (AN5012)" for additional details on properly connecting these pins for specific applications.

2.3 780 ball layout diagrams

This figure shows the complete view of the LS1043A_23x23 ball map diagram. Figure 9, Figure 10, Figure 11, and Figure 12 show quadrant views.




Figure 8. Complete BGA Map for the LS1043A_23x23




Figure 9. Detail A




Figure 10. Detail B

Pin assignments




Figure 11. Detail C

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019




Figure 12. Detail D

2.4 Pinout list

This table provides the pinout listing for the LS1043A_23X23 by bus. Primary functions are **bolded** in the table.

Table 2. Pinout list by bus

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
	DDR SDRAM Memor	y Interface 1		•	
D1_MA00	Address	V27	0	G1V _{DD}	
D1_MA01	Address	N27	0	G1V _{DD}	
D1_MA02	Address	N28	0	G1V _{DD}	
D1_MA03	Address	M28	0	G1V _{DD}	
D1_MA04	Address	L28	0	G1V _{DD}	
D1_MA05	Address	L27	0	G1V _{DD}	
D1_MA06	Address	K28	0	G1V _{DD}	
D1_MA07	Address	J27	0	G1V _{DD}	
D1_MA08	Address	J28	0	G1V _{DD}	
D1_MA09	Address	G28	0	G1V _{DD}	
D1_MA10	Address	Y28	0	G1V _{DD}	
D1_MA11	Address	H28	0	G1V _{DD}	
D1_MA12	Address	G27	0	G1V _{DD}	
D1_MA13	Address	AD27	0	G1V _{DD}	
D1_MACT_B	Address	D28	0	G1V _{DD}	21
D1_MALERT_B	Address Parity Error	F28	ı	G1V _{DD}	1, 21, 33
D1_MBA0	Bank Select	Y27	0	G1V _{DD}	
D1_MBA1	Bank Select	W28	0	G1V _{DD}	
D1_MBG0	Bank Select	E27	0	G1V _{DD}	21
D1_MBG1	Address	E28	0	G1V _{DD}	21
D1_MCAS_B	Column Address Strobe	AC28	0	G1V _{DD}	21
D1_MCK0	Clock	R28	0	G1V _{DD}	
D1_MCK0_B	Clock Complement	R27	0	G1V _{DD}	
D1_MCK1	Clock	T28	0	G1V _{DD}	
D1_MCK1_B	Clock Complement	T27	0	G1V _{DD}	
D1_MCKE0	Clock Enable	C28	0	G1V _{DD}	32
D1_MCKE1	Clock Enable	B28	0	G1V _{DD}	32
D1_MCS0_B	Chip Select	AB27	0	G1V _{DD}	
D1_MCS1_B	Chip Select	AE28	0	G1V _{DD}	
D1_MCS2_B	Chip Select	AG28	0	G1V _{DD}	
D1_MCS3_B	Chip Select	AF28	0	G1V _{DD}	

Table continues on the next page...

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
D1_MDIC0	Driver Impedence Calibration	P28	Ю	G1V _{DD}	3
D1_MDIC1	Driver Impedence Calibration	U28	Ю	G1V _{DD}	3
D1_MDM0	Data Mask	P24	0	G1V _{DD}	1, 21
D1_MDM1	Data Mask	J25	0	G1V _{DD}	1, 21
D1_MDM2	Data Mask	E25	0	G1V _{DD}	1, 21
D1_MDM3	Data Mask	H22	0	G1V _{DD}	1, 21
D1_MDM8	Data Mask	B23	0	G1V _{DD}	1, 21
D1_MDQ00	Data	M26	Ю	G1V _{DD}	
D1_MDQ01	Data	N25	Ю	G1V _{DD}	
D1_MDQ02	Data	T25	Ю	G1V _{DD}	
D1_MDQ03	Data	T24	Ю	G1V _{DD}	
D1_MDQ04	Data	M25	Ю	G1V _{DD}	
D1_MDQ05	Data	N24	Ю	G1V _{DD}	
D1_MDQ06	Data	R25	Ю	G1V _{DD}	
D1_MDQ07	Data	R24	Ю	G1V _{DD}	
D1_MDQ08	Data	K23	Ю	G1V _{DD}	
D1_MDQ09	Data	J24	Ю	G1V _{DD}	
D1_MDQ10	Data	L24	Ю	G1V _{DD}	
D1_MDQ11	Data	M24	Ю	G1V _{DD}	
D1_MDQ12	Data	J22	Ю	G1V _{DD}	
D1_MDQ13	Data	H23	Ю	G1V _{DD}	
D1_MDQ14	Data	K24	Ю	G1V _{DD}	
D1_MDQ15	Data	L25	Ю	G1V _{DD}	
D1_MDQ16	Data	D26	Ю	G1V _{DD}	
D1_MDQ17	Data	E24	Ю	G1V _{DD}	
D1_MDQ18	Data	G24	Ю	G1V _{DD}	
D1_MDQ19	Data	H25	Ю	G1V _{DD}	
D1_MDQ20	Data	C25	Ю	G1V _{DD}	
D1_MDQ21	Data	D25	Ю	G1V _{DD}	
D1_MDQ22	Data	G25	Ю	G1V _{DD}	
D1_MDQ23	Data	H26	Ю	G1V _{DD}	
D1_MDQ24	Data	E22	Ю	G1V _{DD}	
D1_MDQ25	Data	D22	Ю	G1V _{DD}	
D1_MDQ26	Data	F23	Ю	G1V _{DD}	
D1_MDQ27	Data	G23	Ю	G1V _{DD}	
D1_MDQ28	Data	G22	Ю	G1V _{DD}	
D1_MDQ29	Data	F22	Ю	G1V _{DD}	
D1_MDQ30	Data	C24	Ю	G1V _{DD}	

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
D1_MDQ31	Data	E23	IO	G1V _{DD}	
D1_MDQS0	Data Strobe	P25	10	G1V _{DD}	
D1_MDQS0_B	Data Strobe	P26	10	G1V _{DD}	
D1_MDQS1	Data Strobe	K26	10	G1V _{DD}	
D1_MDQS1_B	Data Strobe	K25	10	G1V _{DD}	
D1_MDQS2	Data Strobe	F25	Ю	G1V _{DD}	
D1_MDQS2_B	Data Strobe	F26	Ю	G1V _{DD}	
D1_MDQS3	Data Strobe	D23	Ю	G1V _{DD}	
D1_MDQS3_B	Data Strobe	C23	Ю	G1V _{DD}	
D1_MDQS8	Data Strobe	A25	Ю	G1V _{DD}	
D1_MDQS8_B	Data Strobe	A24	Ю	G1V _{DD}	
D1_MECC0	Error Correcting Code	C22	Ю	G1V _{DD}	
D1_MECC1	Error Correcting Code	A23	Ю	G1V _{DD}	
D1_MECC2	Error Correcting Code	C26	Ю	G1V _{DD}	
D1_MECC3	Error Correcting Code	A27	Ю	G1V _{DD}	
D1_MODT0	On Die Termination	AD28	0	G1V _{DD}	2
D1_MODT1	On Die Termination	AF27	0	G1V _{DD}	2
D1_MPAR	Address Parity Out	V28	0	G1V _{DD}	21
D1_MRAS_B	Row Address Strobe	AA28	0	G1V _{DD}	21
D1_MWE_B	Write Enable	AB28	0	G1V _{DD}	21
	Integrated Flash (Controller			
IFC_A16/QSPI_A_CS0	IFC Address	D8	0	OV _{DD}	1, 5
IFC_A17/QSPI_A_CS1	IFC Address	C8	0	OV _{DD}	1, 5
IFC_A18/QSPI_A_SCK	IFC Address	C9	0	OV _{DD}	1, 5
IFC_A19/QSPI_B_CS0	IFC Address	D10	0	OV _{DD}	1, 5
IFC_A20/QSPI_B_CS1	IFC Address	C10	0	OV _{DD}	1, 5
IFC_A21/QSPI_B_SCK/ cfg_dram_type	IFC Address	C11	0	OV _{DD}	1, 4
IFC_A22/QSPI_A_DATA0/ IFC_WP1_B	IFC Address	D11	0	OV _{DD}	1
IFC_A23/QSPI_A_DATA1/ IFC_WP2_B	IFC Address	C12	0	OV _{DD}	1
IFC_A24/QSPI_A_DATA2/ IFC_WP3_B	IFC Address	D13	0	OV _{DD}	1
IFC_A25/GPIO2_25/ QSPI_A_DATA3/FTM5_CH0/ IFC_CS4_B/IFC_RB2_B	IFC Address	C13	0	OV _{DD}	1
IFC_A26/GPIO2_26/ FTM5_CH1/IFC_CS5_B/ IFC_RB3_B	IFC Address	D14	0	OV _{DD}	1

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
IFC_A27/GPIO2_27/ FTM5_EXTCLK/IFC_CS6_B	IFC Address	C14	0	OV _{DD}	1
IFC_AD00/cfg_gpinput0	IFC Address / Data	B8	Ю	OV _{DD}	4
IFC_AD01/cfg_gpinput1	IFC Address / Data	A8	Ю	OV _{DD}	4
IFC_AD02/cfg_gpinput2	IFC Address / Data	B9	Ю	OV _{DD}	4
IFC_AD03/cfg_gpinput3	IFC Address / Data	A9	Ю	OV _{DD}	4
IFC_AD04/cfg_gpinput4	IFC Address / Data	A10	Ю	OV _{DD}	4
IFC_AD05/cfg_gpinput5	IFC Address / Data	B11	Ю	OV _{DD}	4
IFC_AD06/cfg_gpinput6	IFC Address / Data	A11	Ю	OV _{DD}	4
IFC_AD07/cfg_gpinput7	IFC Address / Data	B12	Ю	OV_{DD}	4
IFC_AD08/cfg_rcw_src0	IFC Address / Data	A12	Ю	OV_{DD}	4
IFC_AD09/cfg_rcw_src1	IFC Address / Data	A13	Ю	OV_{DD}	4
IFC_AD10/cfg_rcw_src2	IFC Address / Data	B14	Ю	OV_{DD}	4
IFC_AD11/cfg_rcw_src3	IFC Address / Data	A14	Ю	OV_{DD}	4
IFC_AD12/cfg_rcw_src4	IFC Address / Data	B15	Ю	OV_{DD}	4
IFC_AD13/cfg_rcw_src5	IFC Address / Data	A15	Ю	OV_{DD}	4
IFC_AD14/cfg_rcw_src6	IFC Address / Data	A16	Ю	OV_{DD}	4
IFC_AD15/cfg_rcw_src7	IFC Address / Data	A17	Ю	OV_{DD}	4
IFC_AVD	IFC Address Valid	A18	0	OV_{DD}	1, 5
IFC_BCTL	IFC Buffer control	E15	0	OV_{DD}	2
IFC_CLE/cfg_rcw_src8	IFC Command Latch Enable / Write Enable	C19	0	OV _{DD}	1, 4
IFC_CLK0	IFC Clock	A20	0	OV_{DD}	2
IFC_CLK1	IFC Clock	B20	0	OV _{DD}	2
IFC_CS0_B	IFC Chip Select	C17	0	OV _{DD}	1, 6
IFC_CS1_B/GPIO2_10/ FTM7_CH0	IFC Chip Select	A19	0	OV _{DD}	1, 6
IFC_CS2_B/GPIO2_11/ FTM7_CH1	IFC Chip Select	D20	0	OV_{DD}	1, 6
IFC_CS3_B/GPIO2_12/ QSPI_B_DATA3/ FTM7_EXTCLK	IFC Chip Select	C20	0	OV_{DD}	1, 6
IFC_CS4_B/ IFC_A25 / GPIO2_25/QSPI_A_DATA3/ FTM5_CH0/IFC_RB2_B	IFC Chip Select	C13	0	OV_{DD}	1
IFC_CS5_B/ IFC_A26 / GPIO2_26/FTM5_CH1/ IFC_RB3_B	IFC Chip Select	D14	0	OV _{DD}	1
IFC_CS6_B/ IFC_A27 / GPIO2_27/FTM5_EXTCLK	IFC Chip Select	C14	0	OV _{DD}	1
IFC_NDDDR_CLK	IFC NAND DDR Clock	E16	0	OV _{DD}	2
	· · · · · · · · · · · · · · · · · · ·				

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type	,	
IFC_NDDQS	IFC DQS Strobe	B17	10	OV _{DD}	
IFC_OE_B/cfg_eng_use1	IFC Output Enable	C18	0	OV _{DD}	1, 4, 19
IFC_PAR0/GPIO2_13/ QSPI_B_DATA0/FTM6_CH0	IFC Address & Data Parity	B18	Ю	OV _{DD}	
IFC_PAR1/GPIO2_14/ QSPI_B_DATA1/FTM6_CH1	IFC Address & Data Parity	D17	Ю	OV _{DD}	
IFC_PERR_B/GPIO2_15/ QSPI_B_DATA2/ FTM6_EXTCLK	IFC Parity Error	E17	I	OV _{DD}	1
IFC_RB0_B	IFC Ready / Busy CS0	C16	I	OV _{DD}	6
IFC_RB1_B	IFC Ready / Busy CS1	D16	I	OV _{DD}	6
IFC_RB2_B/ IFC_A25 / GPIO2_25/QSPI_A_DATA3/ FTM5_CH0/IFC_CS4_B	IFC Ready/Busy CS 2	C13	I	OV _{DD}	1
IFC_RB3_B/ IFC_A26 / GPIO2_26/FTM5_CH1/ IFC_CS5_B	IFC Ready/Busy CS 3	D14	I	OV _{DD}	1
IFC_TE/cfg_ifc_te	IFC External Transceiver Enable	E14	0	OV _{DD}	1, 4
IFC_WE0_B/cfg_eng_use0	IFC Write Enable	C15	0	OV_{DD}	1, 4, 19
IFC_WP0_B/cfg_eng_use2	IFC Write Protect	D19	0	OV _{DD}	1, 4, 19
IFC_WP1_B/ IFC_A22 / QSPI_A_DATA0	IFC Write Protect	D11	0	OV _{DD}	1
IFC_WP2_B/ IFC_A23 / QSPI_A_DATA1	IFC Write Protect	C12	0	OV _{DD}	1
IFC_WP3_B/ IFC_A24 / QSPI_A_DATA2	IFC Write Protect	D13	0	OV _{DD}	1
	DUART				_
UART1_CTS_B/GPIO1_21/ UART3_SIN/FTM4_CH4/ LPUART2_SIN	Clear To Send	J1	I	DV _{DD}	1
UART1_RTS_B/GPIO1_19/ UART3_SOUT/ LPUART2_SOUT/FTM4_CH2	Ready to Send	J2	0	DV _{DD}	1
UART1_SIN/GPIO1_17	Receive Data	H2	ı	DV_DD	1
UART1_SOUT/GPIO1_15	Transmit Data	H1	0	DV_DD	1
UART2_CTS_B/GPIO1_22/ UART4_SIN/FTM4_CH5/ LPUART1_CTS_B/ LPUART4_SIN	Clear To Send	M2	I	DV _{DD}	1
UART2_RTS_B/GPIO1_20/ UART4_SOUT/ LPUART4_SOUT/FTM4_CH3/ LPUART1_RTS_B	Ready to Send	L1	0	DV_DD	1

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
	J. 3	pin number	type	,	
UART2_SIN/GPIO1_18/ FTM4_CH1/LPUART1_SIN	Receive Data	K1	I	DV_DD	1
UART2_SOUT/GPIO1_16/ LPUART1_SOUT/FTM4_CH0	Transmit Data	L2	0	DV_DD	1
UART3_SIN/ UART1_CTS_B / GPIO1_21/FTM4_CH4/ LPUART2_SIN	Receive Data	J1	I	DV _{DD}	1
UART3_SOUT/ UART1_RTS_B/GPIO1_19/ LPUART2_SOUT/FTM4_CH2	Transmit Data	J2	0	DV _{DD}	1
UART4_SIN/UART2_CTS_B/ GPIO1_22/FTM4_CH5/ LPUART1_CTS_B/ LPUART4_SIN	Receive Data	M2	I	DV _{DD}	1
UART4_SOUT/ UART2_RTS_B/GPIO1_20/ LPUART4_SOUT/FTM4_CH3/ LPUART1_RTS_B	Transmit Data	L1	0	DV _{DD}	1
	SPI Interfa	се			-
SPI_PCS0/GPIO2_00/ SDHC_DAT4/SDHC_VS	SPI Chip Select	U1	0	OV _{DD}	1
SPI_PCS1/GPIO2_01/ SDHC_DAT5/ SDHC_CMD_DIR	SPI Chip Select	R3	0	OV _{DD}	1
SPI_PCS2/GPIO2_02/ SDHC_DAT6/ SDHC_DAT0_DIR	SPI Chip Select	Т3	0	OV _{DD}	1
SPI_PCS3/GPIO2_03/ SDHC_DAT7/ SDHC_DAT123_DIR	SPI Chip Select	V1	0	OV _{DD}	1
SPI_SCK	SPI Clock	U2	0	OV _{DD}	1
SPI_SIN/ SDHC_CLK_SYNC_IN	Master In Slave Out	U3	I	OV _{DD}	1
SPI_SOUT/ SDHC_CLK_SYNC_OUT	Master Out Slave In	V3	Ю	OV _{DD}	
	eSDHC				
SDHC_CD_B/IIC2_SCL/ GPIO4_02/FTM3_QD_PHA/ CLK9/QE_SI1_STROBE0/ BRGO2	Command	КЗ	I	DV _{DD}	1
SDHC_CLK/GPIO2_09/ LPUART3_CTS_B/ LPUART6_SIN/ FTM4_QD_PHB	Host to Card Clock	Р3	0	EV _{DD}	1
SDHC_CLK_SYNC_IN/ SPI_SIN	IN	U3	I	OV _{DD}	1

Table 2. Pinout list by bus (continued)

Signal Signal description Deskage Din Deskage Committee								
Signal	Signal description	Package pin number	Pin type	Power supply	Notes			
SDHC_CLK_SYNC_OUT/ SPI_SOUT	OUT	V3	0	OV _{DD}	1			
SDHC_CMD/GPIO2_04/ LPUART3_SOUT/FTM4_CH6	Command/Response	P2	Ю	EV _{DD}				
SDHC_CMD_DIR/SPI_PCS1/ GPIO2_01/SDHC_DAT5	DIR	R3	0	OV _{DD}	1			
SDHC_DAT0/GPIO2_05/ FTM4_CH7/LPUART3_SIN	Data	P1	Ю	EV _{DD}				
SDHC_DAT0_DIR/ SPI_PCS2 / GPIO2_02/SDHC_DAT6	DIR	ТЗ	0	OV _{DD}	1			
SDHC_DAT1/GPIO2_06/ LPUART5_SOUT/ FTM4_FAULT/ LPUART2_RTS_B	Data	R2	Ю	EV _{DD}				
SDHC_DAT123_DIR/ SPI_PCS3/GPIO2_03/ SDHC_DAT7	DIR	V1	0	OV _{DD}	1			
SDHC_DAT2/GPIO2_07/ LPUART2_CTS_B/ LPUART5_SIN/ FTM4_EXTCLK	Data	R1	Ю	EV _{DD}				
SDHC_DAT3/GPIO2_08/ LPUART6_SOUT/ FTM4_QD_PHA/ LPUART3_RTS_B	Data	T1	Ю	EV _{DD}				
SDHC_DAT4/ SPI_PCS0 / GPIO2_00/SDHC_VS	Data	U1	Ю	OV _{DD}				
SDHC_DAT5/ SPI_PCS1 / GPIO2_01/SDHC_CMD_DIR	Data	R3	Ю	OV _{DD}				
SDHC_DAT6/ SPI_PCS2 / GPIO2_02/SDHC_DAT0_DIR	Data	ТЗ	Ю	OV _{DD}				
SDHC_DAT7/ SPI_PCS3 / GPIO2_03/ SDHC_DAT123_DIR	Data	V1	Ю	OV _{DD}				
SDHC_VS/ SPI_PCS0 / GPIO2_00/SDHC_DAT4	VS	U1	0	OV _{DD}	1			
SDHC_WP/IIC2_SDA/ GPIO4_03/FTM3_QD_PHB/ CLK10/QE_SI1_STROBE1/ BRGO3	Write Protect	L3	I	DV _{DD}	1			
	Programmable Interru	upt Controlle	er					
EVT9_B	Interrupt Output	G7	0	OV _{DD}	1, 6, 7			
IRQ00	External Interrupt	F11	I	OV_{DD}	1			
IRQ01	External Interrupt	F15	I	OV_{DD}	1			
IRQ02	External Interrupt	H7	I	OV_{DD}	1			
•	1			+				

Table 2. Pinout list by bus (continued)

Signal Signal description Desirans Din Device county A								
Signal	Signal description	Package pin number	Pin type	Power supply	Notes			
IRQ03/GPIO1_23/FTM3_CH7/ TDMB_TSYNC/ UC3_RTSB_TXEN	External Interrupt	J3	I	DV _{DD}	1			
IRQ04/GPIO1_24/FTM3_CH0/ TDMA_RXD/UC1_RXD7/ TDMA_TXD	External Interrupt	J4	I	DV _{DD}	1			
IRQ05/GPIO1_25/FTM3_CH1/ TDMA_RSYNC/ UC1_CTSB_RXDV	External Interrupt	J5	I	DV _{DD}	1			
IRQ06/GPIO1_26/FTM3_CH2/ TDMA_RXD_EXC/ TDMA_TXD/UC1_TXD7	External Interrupt	K5	I	DV _{DD}	1			
IRQ07/GPIO1_27/FTM3_CH3/ TDMA_TSYNC/ UC1_RTSB_TXEN	External Interrupt	L5	I	DV _{DD}	1			
IRQ08/GPIO1_28/FTM3_CH4/ TDMB_RXD/UC3_RXD7/ TDMB_TXD	External Interrupt	M5	I	DV_DD	1			
IRQ09/GPIO1_29/FTM3_CH5/ TDMB_RSYNC/ UC3_CTSB_RXDV	External Interrupt	N5	I	DV _{DD}	1			
IRQ10/GPIO1_30/FTM3_CH6/ TDMB_RXD_EXC/ TDMB_TXD/UC3_TXD7	External Interrupt	P4	I	DV_DD	1			
IRQ11/GPIO1_31	External Interrupt	W3	I	LV _{DD}	1			
	Battery Backet	l Trust		•	<u> </u>			
TA_BB_TMP_DETECT_B	Battery Backed Tamper Detect	H12	I	TA_BB_V _{DD}				
	Trust			•				
TA_TMP_DETECT_B	Tamper Detect	H20	I	OV _{DD}	1			
	System Con	trol		•				
HRESET_B	Hard Reset	F8	Ю	OV _{DD}	6, 7			
PORESET_B	Power On Reset	F9	I	OV _{DD}				
RESET_REQ_B	Reset Request (POR or Hard)	F10	0	OV _{DD}	1, 5			
	Power Manage	ement		•	Į.			
ASLEEP/GPIO1_13	Asleep	E9	0	OV _{DD}	1, 4			
	SYSCLK							
SYSCLK	System Clock	G14	I	OV _{DD}	17			
	DDR Clock	ing		1				
DDRCLK	DDR Controller Clock	J20	I	OV _{DD}	17			
	RTC			1				
RTC/GPIO1_14	Real Time Clock	F17	I	OV _{DD}	1			
	Debug			1	1			
CKSTP_OUT_B	Reserved	G15	0	OV _{DD}	6, 7			
	1			1				

Table 2. Pinout list by bus (continued)

Ciamal deiti	De al	Signal Signal description Package Pin Power supply Not							
Signal description	Package pin number	Pin type	Power supply	Notes					
Clock Out	G16	0	OV_{DD}	2					
Event 0	E10	Ю	OV_{DD}	9					
Event 1	E13	Ю	OV_{DD}						
Event 2	E8	Ю	OV_{DD}						
Event 3	E12	Ю	OV_{DD}						
Event 4	E11	Ю	OV_{DD}						
Event 5	L4	Ю	DV _{DD}						
Event 6	M4	Ю	DV _{DD}						
Event 7	МЗ	Ю	DV _{DD}						
Event 8	N3	Ю	DV _{DD}						
DFT									
An IEEE 1149.1 JTAG compliance enable pin. 0: Normal operation. 1: To be compliant to the 1149.1 specification for boundary scan functions. The JTAG compliant state is documented in the BSDL.	J19	I	OV _{DD}	31					
Reserved	H19	I	OV_{DD}	10					
An IEEE 1149.1 JTAG compliance enable pin. 0:To be compliant to the 1149.1 specification for boundary scan functions. The JTAG compliant state is documented in the BSDL. 1: JTAG connects to DAP controller for the Arm core debug.	F19	ı	OV _{DD}	30					
Reserved	F20	ı	OV_{DD}	20					
JTAG		·							
Test Clock	E18	ı	OV _{DD}						
Test Data In	G17	ı	OV_{DD}	9					
Test Data Out	E20	0	OV_{DD}	2					
				9					
	Event 0 Event 1 Event 2 Event 3 Event 4 Event 5 Event 6 Event 7 An IEEE 1149.1 JTAG compliance enable pin. 0: Normal operation. 1: To be compliant to the 1149.1 specification for boundary scan functions. The JTAG compliant state is documented in the BSDL. Reserved An IEEE 1149.1 JTAG compliant state is documented in the BSDL. Reserved An IEEE 1149.1 JTAG compliant state is documented in the BSDL. Reserved An IEEE 1149.1 JTAG compliant state is documented in the BSDL. 1: JTAG compliant state is documented in the BSDL. 1: JTAG connects to DAP controller for the Arm core debug. Reserved JTAG Test Clock Test Data In	Clock Out G16 Event 0 E10 Event 1 E13 Event 2 E8 Event 3 E12 Event 4 E11 Event 5 L4 Event 6 M4 Event 7 M3 Event 8 N3 Event 8 N3 Event 8 N3 Event 9 L4 Event 9 L5 Event 9 L5	Clock Out G16 O Event 0 E10 IO Event 1 E13 IO Event 2 E8 IO Event 3 E12 IO Event 5 L4 IO Event 6 M4 IO Event 7 M3 IO Event 8 N3 IO Event 8 N3 IO An IEEE 1149.1 JTAG compliant state is documented in the BSDL. 1: JTAG compliant state is documented in the BSDL. 1: JTAG compliant state is documented in the BSDL. 1: JTAG compliant state is documented in the BSDL. 1: JTAG compliant state is documented in the BSDL. 1: JTAG compliant state is documented in the BSDL. 1: JTAG compliant state is documented in the BSDL. 1: JTAG compliant state is documented in the BSDL. 1: JTAG compliant state is documented in the BSDL. 1: JTAG compliant state is documented in the BSDL. 1: JTAG compliant state is documented in the BSDL. 1: JTAG compliant state is documented in the BSDL. 1: JTAG compliant state is documented in the BSDL. 1: JTAG compliant state is documented in the BSDL. 1: JTAG connects to DAP controller for the Arm core debug. Reserved F20 I Test Clock E18 I	Din Supplementaries Supp					

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
TRST_B	Test Reset	E19	ı	OV_{DD}	9
	Analog Sign	als			
D1_MVREF	SSTL Reference Voltage	P21	Ю	G1V _{DD} /2	
D1_TPA	DDR Controller 1 Test Point Analog	F21	Ю		12
FA_ANALOG_G_V	Reserved	T5	Ю		14
FA_ANALOG_PIN	Reserved	U4	Ю		14
TD1_ANODE	Thermal diode anode	J13	Ю		16
TD1_CATHODE	Thermal diode cathode	H13	Ю		16
TH_TPA	Thermal Test Point Analog	H8	-	-	12
	SerDes				
SD1_IMP_CAL_RX	SerDes Receive Impedence Calibration	Y11	I	S1V _{DD}	11
SD1_IMP_CAL_TX	SerDes Transmit Impedance Calibration	Y20	I	X1V _{DD}	15
SD1_PLL1_TPA	SerDes PLL 1 Test Point Analog	AF12	0	AVDD_SD1_PLL1	12
SD1_PLL1_TPD	SerDes Test Point Digital	AF13	0	X1V _{DD}	12
SD1_PLL2_TPA	SerDes PLL 2 Test Point Analog	AF20	0	AVDD_SD1_PLL2	12
SD1_PLL2_TPD	SerDes Test Point Digital	AA20	0	X1V _{DD}	12
SD1_REF_CLK1_N	SerDes PLL 1 Reference Clock Complement	AB8	I	S1V _{DD}	
SD1_REF_CLK1_P	SerDes PLL 1 Reference Clock	AA8	I	S1V _{DD}	
SD1_REF_CLK2_N	SerDes PLL 2 Reference Clock Complement	AB19	I	S1V _{DD}	
SD1_REF_CLK2_P	SerDes PLL 2 Reference Clock	AB18	I	S1V _{DD}	
SD1_RX0_N	SerDes Receive Data (negative)	AH6	I	S1V _{DD}	
SD1_RX0_P	SerDes Receive Data (positive)	AG6	I	S1V _{DD}	
SD1_RX1_N	SerDes Receive Data (negative)	AH10	I	S1V _{DD}	
SD1_RX1_P	SerDes Receive Data (positive)	AG10	I	S1V _{DD}	
SD1_RX2_N	SerDes Receive Data (negative)	AH16	I	S1V _{DD}	
SD1_RX2_P	SerDes Receive Data (positive)	AG16	I	S1V _{DD}	
SD1_RX3_N	SerDes Receive Data (negative)	AH19	I	S1V _{DD}	

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type	,	
SD1_RX3_P	SerDes Receive Data (positive)	AG19	I	S1V _{DD}	
SD1_TX0_N	SerDes Transmit Data (negative)	AE6	0	X1V _{DD}	
SD1_TX0_P	SerDes Transmit Data (positive)	AD6	0	X1V _{DD}	
SD1_TX1_N	SerDes Transmit Data (negative)	AE10	0	X1V _{DD}	
SD1_TX1_P	SerDes Transmit Data (positive)	AD10	0	X1V _{DD}	
SD1_TX2_N	SerDes Transmit Data (negative)	AE16	0	X1V _{DD}	
SD1_TX2_P	SerDes Transmit Data (positive)	AD16	0	X1V _{DD}	
SD1_TX3_N	SerDes Transmit Data (negative)	AE19	0	X1V _{DD}	
SD1_TX3_P	SerDes Transmit Data (positive)	AD19	0	X1V _{DD}	
	USB3 PHY	1			
USB1_D_M	USB PHY HS Data (-)	E6	Ю	USB_HV _{DD}	
USB1_D_P	USB PHY HS Data (+)	F6	Ю	USB_HV _{DD}	
USB1_ID	USB PHY ID Detect	F5	I	-	24
USB1_RESREF	USB PHY Impedance Calibration	G3	Ю	-	22
USB1_RX_M	USB PHY SS Receive Data (-)	E4	I	USB_SV _{DD}	
USB1_RX_P	USB PHY SS Receive Data (+)	E3	I	USB_SV _{DD}	
USB1_TX_M	USB PHY SS Transmit Data (-)	F2	0	USB_SV _{DD}	
USB1_TX_P	USB PHY SS Transmit Data (+)	F1	0	USB_SV _{DD}	
USB1_VBUS	USB PHY VBUS	E7	I	-	23
	USB3 PHY	2		•	1
USB2_D_M	USB PHY HS Data (-)	C6	Ю	USB_HV _{DD}	
USB2_D_P	USB PHY HS Data (+)	D6	Ю	USB_HV _{DD}	
USB2_ID	USB PHY ID Detect	D5	I	-	24
USB2_RESREF	USB PHY Impedance Calibration	G4	Ю	-	22
USB2_RX_M	USB PHY SS Receive Data (-)	C4	ı	USB_SV _{DD}	
USB2_RX_P	USB PHY SS Receive Data (+)	СЗ	I	USB_SV _{DD}	
USB2_TX_M	USB PHY SS Transmit Data (-)	D2	0	USB_SV _{DD}	
USB2_TX_P	USB PHY SS Transmit Data (+)	D1	0	USB_SV _{DD}	
USB2_VBUS	USB PHY VBUS	C7	ı	-	23
L			L	1	

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type	,	
	USB3 PHY				
USB3_D_M	USB PHY HS Data (-)	A6	10	USB_HV _{DD}	
USB3_D_P	USB PHY HS Data (+)	B6	10	USB_HV _{DD}	
USB3 ID	USB PHY ID Detect	B5	ı	-	24
USB3_RESREF	USB PHY Impedance Calibration	G5	10	-	22
USB3 RX M	USB PHY SS Receive Data (-)	A4		USB_SV _{DD}	
USB3_RX_P	USB PHY SS Receive Data (+)	A3	ı	USB_SV _{DD}	
USB3_TX_M	USB PHY SS Transmit Data (-)	B2	0	USB_SV _{DD}	
USB3_TX_P	USB PHY SS Transmit Data (+)	B1	0	USB_SV _{DD}	
USB3_VBUS	USB PHY VBUS	A7	I	-	23
	Ethernet Managemer	nt Interface 1		•	
EMI1_MDC/GPIO3_00	Management Data Clock	AG2	0	LV _{DD}	1
EMI1_MDIO/GPIO3_01	Management Data In/Out	AF2	10	LV _{DD}	
	Ethernet Managemer	nt Interface 2	2		
EMI2_MDC/GPIO4_00	Management Data Clock	AH4	0	TV _{DD}	1
EMI2_MDIO/GPIO4_01	Management Data In/Out	AH3	Ю	TV _{DD}	
	Ethernet Contr	oller 1			
EC1_GTX_CLK/GPIO3_07/ FTM1_EXTCLK	Transmit Clock Out	W4	0	LV _{DD}	1
EC1_GTX_CLK125/GPIO3_08	Reference Clock	AC3	I	LV _{DD}	1
EC1_RXD0/GPIO3_12/ FTM1_CH0	Receive Data	AA2	I	LV _{DD}	1
EC1_RXD1/GPIO3_11/ FTM1_CH1	Receive Data	AA1	I	LV _{DD}	1
EC1_RXD2/GPIO3_10/ FTM1_CH6	Receive Data	Y1	I	LV _{DD}	1
EC1_RXD3/GPIO3_09/ FTM1_CH4	Receive Data	W2	I	LV _{DD}	1
EC1_RX_CLK/GPIO3_13/ FTM1_QD_PHA	Receive Clock	W1	I	LV _{DD}	1
EC1_RX_DV/GPIO3_14/ FTM1_QD_PHB	Receive Data Valid	AB1	I	LV _{DD}	1
EC1_TXD0/GPIO3_05/ FTM1_CH2	Transmit Data	AB3	0	LV _{DD}	1
EC1_TXD1/GPIO3_04/ FTM1_CH3	Transmit Data	AA3	0	LV _{DD}	1
EC1_TXD2/GPIO3_03/ FTM1_CH7	Transmit Data	Y4	0	LV _{DD}	1
EC1_TXD3/GPIO3_02/ FTM1_CH5	Transmit Data	Y3	0	LV _{DD}	1

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
Olgilai	orginal description	pin number	type	i ower suppry	Notes
EC1_TX_EN/GPIO3_06/ FTM1_FAULT	Transmit Enable	AB4	0	LV _{DD}	1, 13
	Ethernet Cont	roller 2			
EC2_GTX_CLK/GPIO3_20/ FTM2_EXTCLK	Transmit Clock Out	AC4	0	LV _{DD}	1
EC2_GTX_CLK125/GPIO3_21	Reference Clock	AG4	I	LV _{DD}	1
EC2_RXD0/GPIO3_25/ TSEC_1588_TRIG_IN2/ FTM2_CH0	Receive Data	AE2	I	LV _{DD}	1
EC2_RXD1/GPIO3_24/ TSEC_1588_PULSE_OUT1/ FTM2_CH1	Receive Data	AE1	I	LV _{DD}	1
EC2_RXD2/GPIO3_23/ FTM2_CH6	Receive Data	AD1	I	LV _{DD}	1
EC2_RXD3/GPIO3_22/ FTM2_CH4	Receive Data	AC2	I	LV _{DD}	1
EC2_RX_CLK/GPIO3_26/ TSEC_1588_CLK_IN/ FTM2_QD_PHA	Receive Clock	AC1	I	LV _{DD}	1
EC2_RX_DV/GPIO3_27/ TSEC_1588_TRIG_IN1/ FTM2_QD_PHB	Receive Data Valid	AF1	I	LV _{DD}	1
EC2_TXD0/GPIO3_18/ TSEC_1588_PULSE_OUT2/ FTM2_CH2	Transmit Data	AF3	0	LV _{DD}	1
EC2_TXD1/GPIO3_17/ TSEC_1588_CLK_OUT/ FTM2_CH3	Transmit Data	AE4	0	LV _{DD}	1
EC2_TXD2/GPIO3_16/ TSEC_1588_ALARM_OUT1/ FTM2_CH7	Transmit Data	AE3	0	LV _{DD}	1
EC2_TXD3/GPIO3_15/ TSEC_1588_ALARM_OUT2/ FTM2_CH5	Transmit Data	AD3	0	LV _{DD}	1
EC2_TX_EN/GPIO3_19/ FTM2_FAULT	Transmit Enable	AG3	0	LV _{DD}	1, 13
	I2C				
IIC1_SCL	Serial Clock (supports PBL)	N1	Ю	DV_DD	7, 8
IIC1_SDA	Serial Data (supports PBL)	M1	Ю	DV_DD	7, 8
IIC2_SCL/GPIO4_02/ SDHC_CD_B/FTM3_QD_PHA/ CLK9/QE_SI1_STROBE0/ BRGO2	Serial Clock	K3	10	DV _{DD}	7, 8
IIC2_SDA/GPIO4_03/ SDHC_WP/FTM3_QD_PHB/	Serial Data	L3	Ю	DV_DD	7, 8

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
Signai	Signal description	pin number	type	Power supply	Notes
CLK10/QE_SI1_STROBE1/ BRGO3					
IIC3_SCL/GPIO4_10/EVT5_B/ USB2_DRVVBUS/BRGO4/ FTM8_CH0/CLK11	Serial Clock	L4	Ю	DV _{DD}	7, 8
IIC3_SDA/GPIO4_11/EVT6_B/ USB2_PWRFAULT/BRGO1/ FTM8_CH1/CLK12_CLK8	Serial Data	M4	Ю	DV _{DD}	7, 8
IIC4_SCL/GPIO4_12/EVT7_B/ USB3_DRVVBUS/TDMA_RQ/ FTM3_FAULT/ UC1_CDB_RXER	Serial Clock	МЗ	Ю	DV _{DD}	7, 8
IIC4_SDA/GPIO4_13/EVT8_B/ USB3_PWRFAULT/ TDMB_RQ/FTM3_EXTCLK/ UC3_CDB_RXER	Serial Data	N3	Ю	DV _{DD}	7, 8
	USB				
USB2_DRVVBUS/IIC3_SCL/ GPIO4_10/EVT5_B/BRGO4/ FTM8_CH0/CLK11	DRV VBus	L4	0	DV _{DD}	1
USB2_PWRFAULT/ IIC3_SDA / GPIO4_11/EVT6_B/BRGO1/ FTM8_CH1/CLK12_CLK8	PWR Fault	M4	I	DV _{DD}	1
USB3_DRVVBUS/IIC4_SCL/ GPIO4_12/EVT7_B/ TDMA_RQ/FTM3_FAULT/ UC1_CDB_RXER	DRV Bus	МЗ	0	DV _{DD}	1
USB3_PWRFAULT/ IIC4_SDA / GPIO4_13/EVT8_B/ TDMB_RQ/FTM3_EXTCLK/ UC3_CDB_RXER	PWR Fault	N3	I	DV _{DD}	1
USB_DRVVBUS/GPIO4_29	USB_DRVVBUS	H6	0	DV_DD	1
USB_PWRFAULT/GPIO4_30	USB_PWRFAULT	G6	I	DV_DD	1
	Battery Backe	d RTC			1
TA_BB_RTC	Reserved	F12	I	TA_BB_V _{DD}	28
	DSYSCLI	K			•
DIFF_SYSCLK	Single Source System Clock Differential (positive)	AA13	I	OV_{DD}	18
DIFF_SYSCLK_B	Single Source System Clock Differential (negative)	AB13	I	OV _{DD}	18
	Power-On-Reset Co	nfiguration			
cfg_dram_type/ IFC_A21 / QSPI_B_SCK	Power-on-Reset Configuration	C11	I	OV _{DD}	1, 4
cfg_eng_use0/IFC_WE0_B	Power-on-Reset Configuration	C15	I	OV _{DD}	1, 4
cfg_eng_use1/IFC_OE_B	Power-on-Reset Configuration	C18	I	OV _{DD}	1, 4

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
cfg_eng_use2/IFC_WP0_B	Power-on-Reset Configuration	D19	I	OV _{DD}	1, 4
cfg_gpinput0/IFC_AD00	Power-on-Reset Configuration	B8	_	OV _{DD}	1, 4
cfg_gpinput1/IFC_AD01	Power-on-Reset Configuration	A8	I	OV_{DD}	1, 4
cfg_gpinput2/IFC_AD02	Power-on-Reset Configuration	В9	_	OV _{DD}	1, 4
cfg_gpinput3/IFC_AD03	Power-on-Reset Configuration	A9	Ι	OV _{DD}	1, 4
cfg_gpinput4/IFC_AD04	Power-on-Reset Configuration	A10	I	OV _{DD}	1, 4
cfg_gpinput5/ IFC_AD05	Power-on-Reset Configuration	B11	I	OV _{DD}	1, 4
cfg_gpinput6/IFC_AD06	Power-on-Reset Configuration	A11	I	OV _{DD}	1, 4
cfg_gpinput7/ IFC_AD07	Power-on-Reset Configuration	B12	I	OV _{DD}	1, 4
cfg_ifc_te/IFC_TE	Power-on-Reset Configuration	E14	I	OV _{DD}	1, 4
cfg_rcw_src0/IFC_AD08	Power-on-Reset Configuration	A12	I	OV _{DD}	1, 4
cfg_rcw_src1/IFC_AD09	Power-on-Reset Configuration	A13	I	OV _{DD}	1, 4
cfg_rcw_src2/IFC_AD10	Power-on-Reset Configuration	B14	I	OV _{DD}	1, 4
cfg_rcw_src3/IFC_AD11	Power-on-Reset Configuration	A14	I	OV _{DD}	1, 4
cfg_rcw_src4/IFC_AD12	Power-on-Reset Configuration	B15	I	OV _{DD}	1, 4
cfg_rcw_src5/IFC_AD13	Power-on-Reset Configuration	A15	I	OV _{DD}	1, 4
cfg_rcw_src6/IFC_AD14	Power-on-Reset Configuration	A16	I	OV _{DD}	1, 4
cfg_rcw_src7/ IFC_AD15	Power-on-Reset Configuration	A17	I	OV _{DD}	1, 4
cfg_rcw_src8/ IFC_CLE	Power-on-Reset Configuration	C19	_	OV _{DD}	1, 4
	General Purpose In	put/Output			
GPIO1_13/ASLEEP	General Purpose Input/Output	E9	0	OV_{DD}	1, 4
GPIO1_14/RTC	General Purpose Input/Output	F17	Ю	OV_{DD}	
GPIO1_15/UART1_SOUT	General Purpose Input/Output	H1	0	DV_DD	
GPIO1_16/ UART2_SOUT / LPUART1_SOUT/FTM4_CH0	General Purpose Input/Output	L2	Ю	DV_DD	
GPIO1_17/UART1_SIN	General Purpose Input/Output	H2	Ю	DV _{DD}	
GPIO1_18/ UART2_SIN / FTM4_CH1/LPUART1_SIN	General Purpose Input/Output	K1	Ю	DV _{DD}	
GPIO1_19/ UART1_RTS_B / UART3_SOUT/ LPUART2_SOUT/FTM4_CH2	General Purpose Input/Output	J2	Ю	DV _{DD}	
GPIO1_20/ UART2_RTS_B / UART4_SOUT/ LPUART4_SOUT/FTM4_CH3/ LPUART1_RTS_B	General Purpose Input/Output	L1	Ю	DV _{DD}	
GPIO1_21/ UART1_CTS_B / UART3_SIN/FTM4_CH4/ LPUART2_SIN	General Purpose Input/Output	J1	Ю	DV _{DD}	
GPIO1_22/ UART2_CTS_B / UART4_SIN/FTM4_CH5/	General Purpose Input/Output	M2	Ю	DV _{DD}	

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
Signal	Oignal description	pin number	type	i ower suppry	Notes
LPUART1_CTS_B/ LPUART4_SIN					
GPIO1_23/IRQ03/FTM3_CH7/ TDMB_TSYNC/ UC3_RTSB_TXEN	General Purpose Input/Output	J3	Ю	DV _{DD}	
GPIO1_24/IRQ04/FTM3_CH0/ TDMA_RXD/UC1_RXD7/ TDMA_TXD	General Purpose Input/Output	J4	Ю	DV _{DD}	
GPIO1_25/IRQ05/FTM3_CH1/ TDMA_RSYNC/ UC1_CTSB_RXDV	General Purpose Input/Output	J5	Ю	DV _{DD}	
GPIO1_26/IRQ06/FTM3_CH2/ TDMA_RXD_EXC/ TDMA_TXD/UC1_TXD7	General Purpose Input/Output	K5	Ю	DV _{DD}	
GPIO1_27/IRQ07/FTM3_CH3/ TDMA_TSYNC/ UC1_RTSB_TXEN	General Purpose Input/Output	L5	Ю	DV_DD	
GPIO1_28/IRQ08/FTM3_CH4/ TDMB_RXD/UC3_RXD7/ TDMB_TXD	General Purpose Input/Output	M5	Ю	DV_DD	
GPIO1_29/IRQ09/FTM3_CH5/ TDMB_RSYNC/ UC3_CTSB_RXDV	General Purpose Input/Output	N5	Ю	DV _{DD}	
GPIO1_30/IRQ10/FTM3_CH6/ TDMB_RXD_EXC/ TDMB_TXD/UC3_TXD7	General Purpose Input/Output	P4	Ю	DV_DD	
GPIO1_31/ IRQ11	General Purpose Input/Output	W3	Ю	LV _{DD}	
GPIO2_00/SPI_PCS0/ SDHC_DAT4/SDHC_VS	General Purpose Input/Output	U1	Ю	OV _{DD}	
GPIO2_01/SPI_PCS1/ SDHC_DAT5/ SDHC_CMD_DIR	General Purpose Input/Output	R3	Ю	OV _{DD}	
GPIO2_02/SPI_PCS2/ SDHC_DAT6/ SDHC_DAT0_DIR	General Purpose Input/Output	Т3	Ю	OV _{DD}	
GPIO2_03/SPI_PCS3/ SDHC_DAT7/ SDHC_DAT123_DIR	General Purpose Input/Output	V1	Ю	OV _{DD}	
GPIO2_04/ SDHC_CMD / LPUART3_SOUT/FTM4_CH6	General Purpose Input/Output	P2	Ю	EV _{DD}	
GPIO2_05/ SDHC_DAT0 / FTM4_CH7/LPUART3_SIN	General Purpose Input/Output	P1	Ю	EV _{DD}	
GPIO2_06/ SDHC_DAT1 / LPUART5_SOUT/ FTM4_FAULT/ LPUART2_RTS_B	General Purpose Input/Output	R2	Ю	EV _{DD}	

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	n Power supply	Notes
Signal	Signal description	pin number	type	Fower suppry	Notes
GPIO2_07/ SDHC_DAT2 / LPUART2_CTS_B/ LPUART5_SIN/ FTM4_EXTCLK	General Purpose Input/Output	R1	Ю	EV _{DD}	
GPIO2_08/ SDHC_DAT3 / LPUART6_SOUT/ FTM4_QD_PHA/ LPUART3_RTS_B	General Purpose Input/Output	T1	Ю	EV _{DD}	
GPIO2_09/ SDHC_CLK / LPUART3_CTS_B/ LPUART6_SIN/ FTM4_QD_PHB	General Purpose Input/Output	P3	Ю	EV _{DD}	
GPIO2_10/ IFC_CS1_B / FTM7_CH0	General Purpose Input/Output	A19	Ю	OV _{DD}	
GPIO2_11/ IFC_CS2_B / FTM7_CH1	General Purpose Input/Output	D20	Ю	OV _{DD}	
GPIO2_12/ IFC_CS3_B / QSPI_B_DATA3/ FTM7_EXTCLK	General Purpose Input/Output	C20	Ю	OV_{DD}	
GPIO2_13/ IFC_PAR0 / QSPI_B_DATA0/FTM6_CH0	General Purpose Input/Output	B18	Ю	OV _{DD}	
GPIO2_14/ IFC_PAR1 / QSPI_B_DATA1/FTM6_CH1	General Purpose Input/Output	D17	Ю	OV_{DD}	
GPIO2_15/ IFC_PERR_B / QSPI_B_DATA2/ FTM6_EXTCLK	General Purpose Input/Output	E17	Ю	OV _{DD}	
GPIO2_25/ IFC_A25 / QSPI_A_DATA3/FTM5_CH0/ IFC_CS4_B/IFC_RB2_B	General Purpose Input/Output	C13	Ю	OV _{DD}	
GPIO2_26/ IFC_A26 / FTM5_CH1/IFC_CS5_B/ IFC_RB3_B	General Purpose Input/Output	D14	Ю	OV_{DD}	
GPIO2_27/ IFC_A27 / FTM5_EXTCLK/IFC_CS6_B	General Purpose Input/Output	C14	Ю	OV _{DD}	
GPIO3_00/EMI1_MDC	General Purpose Input/Output	AG2	Ю	LV _{DD}	
GPIO3_01/EMI1_MDIO	General Purpose Input/Output	AF2	Ю	LV _{DD}	
GPIO3_02/ EC1_TXD3 / FTM1_CH5	General Purpose Input/Output	Y3	Ю	LV _{DD}	
GPIO3_03/ EC1_TXD2 / FTM1_CH7	General Purpose Input/Output	Y4	Ю	LV _{DD}	
GPIO3_04/ EC1_TXD1 / FTM1_CH3	General Purpose Input/Output	AA3	Ю	LV _{DD}	
GPIO3_05/ EC1_TXD0 / FTM1_CH2	General Purpose Input/Output	AB3	Ю	LV _{DD}	
GPIO3_06/ EC1_TX_EN / FTM1_FAULT	General Purpose Input/Output	AB4	Ю	LV _{DD}	

Table 2. Pinout list by bus (continued)

Cinnel Cinnel description Bestern Pin Bestern comply A						
Signal	Signal description	Package pin number	Pin type	Power supply	Notes	
GPIO3_07/ EC1_GTX_CLK / FTM1_EXTCLK	General Purpose Input/Output	W4	Ю	LV _{DD}		
GPIO3_08/ EC1_GTX_CLK125	General Purpose Input/Output	AC3	Ю	LV _{DD}		
GPIO3_09/ EC1_RXD3 / FTM1_CH4	General Purpose Input/Output	W2	Ю	LV _{DD}		
GPIO3_10/ EC1_RXD2 / FTM1_CH6	General Purpose Input/Output	Y1	Ю	LV _{DD}		
GPIO3_11/ EC1_RXD1 / FTM1_CH1	General Purpose Input/Output	AA1	Ю	LV _{DD}		
GPIO3_12/ EC1_RXD0 / FTM1_CH0	General Purpose Input/Output	AA2	Ю	LV _{DD}		
GPIO3_13/ EC1_RX_CLK / FTM1_QD_PHA	General Purpose Input/Output	W1	Ю	LV _{DD}		
GPIO3_14/ EC1_RX_DV / FTM1_QD_PHB	General Purpose Input/Output	AB1	Ю	LV _{DD}		
GPIO3_15/ EC2_TXD3 / TSEC_1588_ALARM_OUT2/ FTM2_CH5	General Purpose Input/Output	AD3	Ю	LV _{DD}		
GPIO3_16/EC2_TXD2/ TSEC_1588_ALARM_OUT1/ FTM2_CH7	General Purpose Input/Output	AE3	Ю	LV _{DD}		
GPIO3_17/EC2_TXD1/ TSEC_1588_CLK_OUT/ FTM2_CH3	General Purpose Input/Output	AE4	Ю	LV _{DD}		
GPIO3_18/EC2_TXD0/ TSEC_1588_PULSE_OUT2/ FTM2_CH2	General Purpose Input/Output	AF3	Ю	LV _{DD}		
GPIO3_19/ EC2_TX_EN / FTM2_FAULT	General Purpose Input/Output	AG3	Ю	LV _{DD}		
GPIO3_20/ EC2_GTX_CLK / FTM2_EXTCLK	General Purpose Input/Output	AC4	Ю	LV _{DD}		
GPIO3_21/ EC2_GTX_CLK125	General Purpose Input/Output	AG4	Ю	LV _{DD}		
GPIO3_22/ EC2_RXD3 / FTM2_CH4	General Purpose Input/Output	AC2	Ю	LV _{DD}		
GPIO3_23/ EC2_RXD2 / FTM2_CH6	General Purpose Input/Output	AD1	Ю	LV _{DD}		
GPIO3_24/ EC2_RXD1 / TSEC_1588_PULSE_OUT1/ FTM2_CH1	General Purpose Input/Output	AE1	Ю	LV _{DD}		
GPIO3_25/ EC2_RXD0 / TSEC_1588_TRIG_IN2/ FTM2_CH0	General Purpose Input/Output	AE2	Ю	LV _{DD}		
GPIO3_26/ EC2_RX_CLK / TSEC_1588_CLK_IN/ FTM2_QD_PHA	General Purpose Input/Output	AC1	Ю	LV _{DD}		

Table 2. Pinout list by bus (continued)

Signal Signal description Package Pin Power supply Notes						
Signal description	Package pin number	Pin type	Power supply	Notes		
General Purpose Input/Output	AF1	Ю	LV _{DD}			
General Purpose Input/Output	AH4	Ю	TV _{DD}			
General Purpose Input/Output	AH3	Ю	TV _{DD}			
General Purpose Input/Output	КЗ	Ю	DV _{DD}			
General Purpose Input/Output	L3	Ю	DV _{DD}			
General Purpose Input/Output	L4	Ю	DV _{DD}			
General Purpose Input/Output	M4	Ю	DV _{DD}			
General Purpose Input/Output	М3	Ю	DV _{DD}			
General Purpose Input/Output	N3	Ю	DV _{DD}			
General Purpose Input/Output	H6	Ю	DV_DD			
General Purpose Input/Output	G6	Ю	DV_DD			
Frequency Timer	Module 1			'		
Channel 0	AA2	Ю	LV _{DD}			
Channel 1	AA1	Ю	LV _{DD}			
Channel 2	AB3	Ю	LV _{DD}			
Channel 3	AA3	Ю	LV _{DD}			
Channel 4	W2	Ю	LV _{DD}			
Channel 5	Y3	Ю	LV _{DD}			
Channel 6	Y1	Ю	LV _{DD}			
	General Purpose Input/Output Frequency Timer Channel 0 Channel 1 Channel 2 Channel 3 Channel 5	General Purpose Input/Output AH4 General Purpose Input/Output AH3 General Purpose Input/Output AH3 General Purpose Input/Output K3 General Purpose Input/Output L3 General Purpose Input/Output L4 General Purpose Input/Output M4 General Purpose Input/Output M3 General Purpose Input/Output M3 General Purpose Input/Output M3 General Purpose Input/Output M3 General Purpose Input/Output G6 Frequency Timer Module 1 Channel 0 AA2 Channel 1 AA1 Channel 3 AA3 Channel 4 W2 Channel 5 Y3	General Purpose Input/Output AH4 IO General Purpose Input/Output AH3 IO General Purpose Input/Output AH3 IO General Purpose Input/Output K3 IO General Purpose Input/Output L3 IO General Purpose Input/Output L4 IO General Purpose Input/Output M4 IO General Purpose Input/Output M4 IO General Purpose Input/Output M3 IO General Purpose Input/Output H6 IO General Purpose Input/Output G6 IO Frequency Timer Module 1 Channel 0 AA2 IO Channel 1 AA1 IO Channel 2 AB3 IO Channel 3 AA3 IO Channel 4 W2 IO Channel 5 Y3 IO	General Purpose Input/Output AF1 IO LVDD General Purpose Input/Output AH4 IO TVDD General Purpose Input/Output AH3 IO TVDD General Purpose Input/Output K3 IO DVDD General Purpose Input/Output L3 IO DVDD General Purpose Input/Output L4 IO DVDD General Purpose Input/Output M4 IO DVDD General Purpose Input/Output M3 IO DVDD General Purpose Input/Output M6 IO DVDD General Purpose Input/Output G6 IO DVDD Frequency Timer Module 1 Channel 0 AA2 IO LVDD Channel 1 AA1 IO LVDD Channel 2 AB3 IO LVDD Channel 3 AA3 IO LVDD Channel 4 W2 IO LVDD Channel 5 Y3 IO LVDD		

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
FTM1_CH7/ EC1_TXD2 / GPIO3_03	Channel 7	Y4	Ю	LV _{DD}	
FTM1_EXTCLK/ EC1_GTX_CLK/GPIO3_07	Ext Clock	W4	l	LV _{DD}	1
FTM1_FAULT/ EC1_TX_EN / GPIO3_06	Fault	AB4	l	LV _{DD}	1
FTM1_QD_PHA/ EC1_RX_CLK/GPIO3_13	Phase A	W1	I	LV _{DD}	1
FTM1_QD_PHB/ EC1_RX_DV /GPIO3_14	Phase B	AB1	I	LV _{DD}	1
	Frequency Timer	Module 2			
FTM2_CH0/ EC2_RXD0 / GPIO3_25/ TSEC_1588_TRIG_IN2	Channel 0	AE2	Ю	LV _{DD}	
FTM2_CH1/ EC2_RXD1 / GPIO3_24/ TSEC_1588_PULSE_OUT1	Channel 1	AE1	Ю	LV _{DD}	
FTM2_CH2/ EC2_TXD0 / GPIO3_18/ TSEC_1588_PULSE_OUT2	Channel 2	AF3	Ю	LV _{DD}	
FTM2_CH3/ EC2_TXD1 / GPIO3_17/ TSEC_1588_CLK_OUT	Channel 3	AE4	Ю	LV _{DD}	
FTM2_CH4/ EC2_RXD3 / GPIO3_22	Channel 4	AC2	Ю	LV _{DD}	
FTM2_CH5/ EC2_TXD3 / GPIO3_15/ TSEC_1588_ALARM_OUT2	Channel 5	AD3	Ю	LV _{DD}	
FTM2_CH6/ EC2_RXD2 / GPIO3_23	Channel 6	AD1	Ю	LV _{DD}	
FTM2_CH7/ EC2_TXD2 / GPIO3_16/ TSEC_1588_ALARM_OUT1	Channel 7	AE3	Ю	LV _{DD}	
FTM2_EXTCLK/ EC2_GTX_CLK/GPIO3_20	Ext Clock	AC4	I	LV _{DD}	1
FTM2_FAULT/ EC2_TX_EN / GPIO3_19	Fault	AG3	I	LV _{DD}	1
FTM2_QD_PHA/ EC2_RX_CLK/GPIO3_26/ TSEC_1588_CLK_IN	Phase A	AC1	l	LV _{DD}	1
FTM2_QD_PHB/ EC2_RX_DV /GPIO3_27/ TSEC_1588_TRIG_IN1	Phase B	AF1	I	LV _{DD}	1
	Frequency Timer	Module 3			

Table 2. Pinout list by bus (continued)

Table 2. Fillout list by bus (continued)							
Signal	Signal description	Package pin number	Pin type	Power supply	Notes		
FTM3_CH0/ IRQ04 /GPIO1_24/ TDMA_RXD/UC1_RXD7/ TDMA_TXD	Channel 0	J4	Ю	DV _{DD}			
FTM3_CH1/ IRQ05 /GPIO1_25/ TDMA_RSYNC/ UC1_CTSB_RXDV	Channel 1	J5	Ю	DV _{DD}			
FTM3_CH2/ IRQ06 /GPIO1_26/ TDMA_RXD_EXC/ TDMA_TXD/UC1_TXD7	Channel 2	K5	Ю	DV _{DD}			
FTM3_CH3/ IRQ07 /GPIO1_27/ TDMA_TSYNC/ UC1_RTSB_TXEN	Channel 3	L5	Ю	DV _{DD}			
FTM3_CH4/ IRQ08 /GPIO1_28/ TDMB_RXD/UC3_RXD7/ TDMB_TXD	Channel 4	M5	Ю	DV _{DD}			
FTM3_CH5/ IRQ09 /GPIO1_29/ TDMB_RSYNC/ UC3_CTSB_RXDV	Channel 5	N5	Ю	DV _{DD}			
FTM3_CH6/ IRQ10 /GPIO1_30/ TDMB_RXD_EXC/ TDMB_TXD/UC3_TXD7	Channel 6	P4	Ю	DV _{DD}			
FTM3_CH7/ IRQ03 /GPIO1_23/ TDMB_TSYNC/ UC3_RTSB_TXEN	Channel 7	J3	Ю	LV _{DD}			
FTM3_EXTCLK/IIC4_SDA/ GPIO4_13/EVT8_B/ USB3_PWRFAULT/ TDMB_RQ/UC3_CDB_RXER	Ext Clock	N3	I	DV _{DD}	1		
FTM3_FAULT/ IIC4_SCL / GPIO4_12/EVT7_B/ USB3_DRVVBUS/TDMA_RQ/ UC1_CDB_RXER	Fault	МЗ	I	DV _{DD}	1		
FTM3_QD_PHA/ IIC2_SCL / GPIO4_02/SDHC_CD_B/ CLK9/QE_SI1_STROBE0/ BRGO2	Phase A	КЗ	I	DV _{DD}	1		
FTM3_QD_PHB/ IIC2_SDA / GPIO4_03/SDHC_WP/CLK10/ QE_SI1_STROBE1/BRGO3	Phase B	L3	I	DV _{DD}	1		
	Frequency Timer	Module 4			1		
FTM4_CH0/ UART2_SOUT / GPIO1_16/LPUART1_SOUT	Channel 0	L2	Ю	DV_DD			
FTM4_CH1/ UART2_SIN / GPIO1_18/LPUART1_SIN	Channel 1	K1	Ю	DV _{DD}			
FTM4_CH2/ UART1_RTS_B / GPIO1_19/UART3_SOUT/ LPUART2_SOUT	Channel 2	J2	Ю	DV _{DD}			

Table 2. Pinout list by bus (continued)

Signal description Backgra Din Device comply Net							
Signal	Signal description	Package pin number	Pin type	Power supply	Notes		
FTM4_CH3/ UART2_RTS_B / GPIO1_20/UART4_SOUT/ LPUART4_SOUT/ LPUART1_RTS_B	Channel 3	L1	Ю	DV_DD			
FTM4_CH4/ UART1_CTS_B / GPIO1_21/UART3_SIN/ LPUART2_SIN	Channel 4	J1	Ю	DV _{DD}			
FTM4_CH5/ UART2_CTS_B / GPIO1_22/UART4_SIN/ LPUART1_CTS_B/ LPUART4_SIN	Channel 5	M2	Ю	DV _{DD}			
FTM4_CH6/ SDHC_CMD / GPIO2_04/LPUART3_SOUT	Channel 6	P2	Ю	EV _{DD}			
FTM4_CH7/ SDHC_DAT0 / GPIO2_05/LPUART3_SIN	Channel 7	P1	Ю	EV _{DD}			
FTM4_EXTCLK/ SDHC_DAT2 / GPIO2_07/LPUART2_CTS_B/ LPUART5_SIN	Ext Clock	R1	I	EV _{DD}	1		
FTM4_FAULT/ SDHC_DAT1 / GPIO2_06/LPUART5_SOUT/ LPUART2_RTS_B	Fault	R2	I	EV _{DD}	1		
FTM4_QD_PHA/ SDHC_DAT3 / GPIO2_08/LPUART6_SOUT/ LPUART3_RTS_B	Phase A	T1	I	EV _{DD}	1		
FTM4_QD_PHB/ SDHC_CLK / GPIO2_09/LPUART3_CTS_B/ LPUART6_SIN	Phase B	P3	I	EV _{DD}	1		
	Frequency Timer	Module 5		•			
FTM5_CH0/ IFC_A25 / GPIO2_25/QSPI_A_DATA3/ IFC_CS4_B/IFC_RB2_B	Channel 0	C13	Ю	OV _{DD}			
FTM5_CH1/ IFC_A26 / GPIO2_26/IFC_CS5_B/ IFC_RB3_B	Channel 1	D14	Ю	OV _{DD}			
FTM5_EXTCLK/ IFC_A27 / GPIO2_27/IFC_CS6_B	Ext Clock	C14	I	OV _{DD}	1		
	Frequency Timer	Module 6			1		
FTM6_CH0/ IFC_PAR0 / GPIO2_13/QSPI_B_DATA0	Channel 0	B18	Ю	OV _{DD}			
FTM6_CH1/ IFC_PAR1 / GPIO2_14/QSPI_B_DATA1	Channel 1	D17	Ю	OV _{DD}			
FTM6_EXTCLK/ IFC_PERR_B /GPIO2_15/QSPI_B_DATA2	Ext Clock	E17	I	OV _{DD}	1		
	Frequency Timer	Module 7		•	•		
FTM7_CH0/ IFC_CS1_B / GPIO2_10	Channel 0	A19	Ю	OV _{DD}			

Table 2. Pinout list by bus (continued)

Signal Signal description Package Pin Power supply								
Signai	Signal description	Раскаде pin number	type	Power supply	Notes			
FTM7_CH1/ IFC_CS2_B / GPIO2_11	Channel 1	D20	Ю	OV_{DD}				
FTM7_EXTCLK/ IFC_CS3_B / GPIO2_12/QSPI_B_DATA3	Ext Clock	C20	I	OV _{DD}	1			
	Frequency Timer	Module 8			•			
FTM8_CH0/ IIC3_SCL / GPIO4_10/EVT5_B/ USB2_DRVVBUS/BRGO4/ CLK11	Channel 0	L4	Ю	DV _{DD}				
FTM8_CH1/ IIC3_SDA / GPIO4_11/EVT6_B/ USB2_PWRFAULT/BRGO1/ CLK12_CLK8	Channel 1	M4	Ю	DV _{DD}				
	LPUART				<u>'</u>			
LPUART1_CTS_B/ UART2_CTS_B/GPIO1_22/ UART4_SIN/FTM4_CH5/ LPUART4_SIN	Clear to send	M2	I	DV _{DD}	1			
LPUART1_RTS_B/ UART2_RTS_B/GPIO1_20/ UART4_SOUT/ LPUART4_SOUT/FTM4_CH3	Request to send	L1	0	DV _{DD}	1			
LPUART1_SIN/ UART2_SIN / GPIO1_18/FTM4_CH1	Receive data	K1	Ι	DV_DD	1			
LPUART1_SOUT/ UART2_SOUT/GPIO1_16/ FTM4_CH0	Transmit data	L2	Ю	DV _{DD}				
LPUART2_CTS_B/ SDHC_DAT2/GPIO2_07/ LPUART5_SIN/ FTM4_EXTCLK	Clear to send	R1	I	EV _{DD}	1			
LPUART2_RTS_B/ SDHC_DAT1/GPIO2_06/ LPUART5_SOUT/ FTM4_FAULT	Request to send	R2	0	EV _{DD}	1			
LPUART2_SIN/ UART1_CTS_B/GPIO1_21/ UART3_SIN/FTM4_CH4	Receive data	J1	I	DV_DD	1			
LPUART2_SOUT/ UART1_RTS_B/GPIO1_19/ UART3_SOUT/FTM4_CH2	Transmit data	J2	Ю	DV_DD				
LPUART3_CTS_B/ SDHC_CLK/GPIO2_09/ LPUART6_SIN/ FTM4_QD_PHB	Clear to send	P3	Ι	EV _{DD}	1			
LPUART3_RTS_B/ SDHC_DAT3/GPIO2_08/	Request to send	T1	0	EV _{DD}	1			

77

Table 2. Pinout list by bus (continued)

Signal Signal description Package Pin Power supply							
Signal	Signal description	Раскаде pin number	type	Power supply	Notes		
LPUART6_SOUT/ FTM4_QD_PHA							
LPUART3_SIN/ SDHC_DAT0 / GPIO2_05/FTM4_CH7	Receive data	P1	I	EV _{DD}	1		
LPUART3_SOUT/ SDHC_CMD/GPIO2_04/ FTM4_CH6	Transmit data	P2	Ю	EV _{DD}			
LPUART4_SIN/ UART2_CTS_B/GPIO1_22/ UART4_SIN/FTM4_CH5/ LPUART1_CTS_B	Receive data	M2	I	DV _{DD}	1		
LPUART4_SOUT/ UART2_RTS_B/GPIO1_20/ UART4_SOUT/FTM4_CH3/ LPUART1_RTS_B	Transmit data	L1	Ю	DV _{DD}			
LPUART5_SIN/ SDHC_DAT2 / GPIO2_07/LPUART2_CTS_B/ FTM4_EXTCLK	Receive data	R1	I	EV _{DD}	1		
LPUART5_SOUT/ SDHC_DAT1/GPIO2_06/ FTM4_FAULT/ LPUART2_RTS_B	Transmit data	R2	Ю	EV _{DD}			
LPUART6_SIN/SDHC_CLK/ GPIO2_09/LPUART3_CTS_B/ FTM4_QD_PHB	Receive data	P3	I	EV _{DD}	1		
LPUART6_SOUT/ SDHC_DAT3/GPIO2_08/ FTM4_QD_PHA/ LPUART3_RTS_B	Transmit data	T1	Ю	EV _{DD}			
	QUICC Eng	ine		-			
CLK10/ IIC2_SDA /GPIO4_03/ SDHC_WP/FTM3_QD_PHB/ QE_SI1_STROBE1/BRGO3	CLK9	L3	I	DV _{DD}	1		
CLK11/ IIC3_SCL /GPIO4_10/ EVT5_B/USB2_DRVVBUS/ BRGO4/FTM8_CH0	Clock 11	L4	I	DV _{DD}	1		
CLK12_CLK8/ IIC3_SDA / GPIO4_11/EVT6_B/ USB2_PWRFAULT/BRGO1/ FTM8_CH1	CLK8	M4	I	DV _{DD}	1		
CLK9/ IIC2_SCL /GPIO4_02/ SDHC_CD_B/FTM3_QD_PHA/ QE_SI1_STROBE0/BRGO2	CLK9	К3	I	DV _{DD}	1		
QE_SI1_STROBE0/ IIC2_SCL / GPIO4_02/SDHC_CD_B/ FTM3_QD_PHA/CLK9/BRGO2	SI Strobe	К3	0	DV _{DD}	1		

Table 2. Pinout list by bus (continued)

Cierral	Cianal description	Doolsons	Di-	Dewer armstr	Notes
Signal	Signal description	Package pin number	Pin type	Power supply	Notes
QE_SI1_STROBE1/IIC2_SDA/ GPIO4_03/SDHC_WP/ FTM3_QD_PHB/CLK10/ BRGO3	SI Strobe	L3	0	DV _{DD}	1
UC1_CDB_RXER/IIC4_SCL/ GPIO4_12/EVT7_B/ USB3_DRVVBUS/TDMA_RQ/ FTM3_FAULT	Receive Error	M3	I	DV _{DD}	1
UC1_CTSB_RXDV/ IRQ05 / GPIO1_25/FTM3_CH1/ TDMA_RSYNC	Receive Data	J5	I	DV _{DD}	1
UC1_RTSB_TXEN/IRQ07/ GPIO1_27/FTM3_CH3/ TDMA_TSYNC	Transmit Enable	L5	0	DV_DD	1
UC1_RXD7/ IRQ04 /GPIO1_24/ FTM3_CH0/TDMA_RXD/ TDMA_TXD	Receive Data	J4	I	DV_DD	1
UC1_TXD7/ IRQ06 /GPIO1_26/ FTM3_CH2/TDMA_RXD_EXC/ TDMA_TXD	Transmit Data	K5	0	DV_DD	1
UC3_CDB_RXER/IIC4_SDA/ GPIO4_13/EVT8_B/ USB3_PWRFAULT/ TDMB_RQ/FTM3_EXTCLK	Receive Error	N3	I	DV _{DD}	1
UC3_CTSB_RXDV/ IRQ09 / GPIO1_29/FTM3_CH5/ TDMB_RSYNC	Receive Data	N5	I	DV_DD	1
UC3_RTSB_TXEN/IRQ03/ GPIO1_23/FTM3_CH7/ TDMB_TSYNC	Transmit Enable	J3	0	DV_DD	1
UC3_RXD7/ IRQ08 /GPIO1_28/ FTM3_CH4/TDMB_RXD/ TDMB_TXD	Receive Data	M5	I	DV_DD	1
UC3_TXD7/ IRQ10 /GPIO1_30/ FTM3_CH6/TDMB_RXD_EXC/ TDMB_TXD	Transmit Data	P4	0	DV_DD	1
	Baud rate ger	nerator			
BRGO1/ IIC3_SDA /GPIO4_11/ EVT6_B/USB2_PWRFAULT/ FTM8_CH1/CLK12_CLK8	Baud Rate Generator 1	M4	0	DV _{DD}	1
BRGO2/ IIC2_SCL /GPIO4_02/ SDHC_CD_B/FTM3_QD_PHA/ CLK9/QE_SI1_STROBE0	Baud Rate Generator 2	К3	0	DV_DD	1
BRGO3/ IIC2_SDA /GPIO4_03/ SDHC_WP/FTM3_QD_PHB/ CLK10/QE_SI1_STROBE1	Baud Rate Generator 3	L3	0	DV _{DD}	1

Table 2. Pinout list by bus (continued)

Cinnal Cinnal description Deskare Din Description							
Signal	Signal description	Package pin number	Pin type	Power supply	Notes		
BRGO4/ IIC3_SCL /GPIO4_10/ EVT5_B/USB2_DRVVBUS/ FTM8_CH0/CLK11	Baud Rate Generator 4	L4	0	DV _{DD}	1		
	Time Division Mu	Itiplexing			-		
TDMA_RQ/IIC4_SCL/ GPIO4_12/EVT7_B/ USB3_DRVVBUS/ FTM3_FAULT/ UC1_CDB_RXER	RQ	М3	0	DV _{DD}	1		
TDMA_RSYNC/IRQ05/ GPIO1_25/FTM3_CH1/ UC1_CTSB_RXDV	RSYNC	J5	-	DV _{DD}	1		
TDMA_RXD/IRQ04/ GPIO1_24/FTM3_CH0/ UC1_RXD7/TDMA_TXD	RXD	J4	I	DV _{DD}	1		
TDMA_RXD_EXC/IRQ06/ GPIO1_26/FTM3_CH2/ TDMA_TXD/UC1_TXD7	Recieve Data	K5	I	DV _{DD}	1		
TDMA_TSYNC/IRQ07/ GPIO1_27/FTM3_CH3/ UC1_RTSB_TXEN	TSYNC	L5	I	DV _{DD}	1		
TDMA_TXD/ IRQ04 /GPIO1_24/ FTM3_CH0/TDMA_RXD/ UC1_RXD7	Transmit Data	J4	0	DV _{DD}	1		
TDMA_TXD/ IRQ06 /GPIO1_26/ FTM3_CH2/TDMA_RXD_EXC/ UC1_TXD7	Transmit Data	K5	0	DV _{DD}	1		
TDMB_RQ/IIC4_SDA/ GPIO4_13/EVT8_B/ USB3_PWRFAULT/ FTM3_EXTCLK/ UC3_CDB_RXER	RQ	N3	0	DV _{DD}	1		
TDMB_RSYNC/IRQ09/ GPIO1_29/FTM3_CH5/ UC3_CTSB_RXDV	RSYNC	N5	I	DV _{DD}	1		
TDMB_RXD/IRQ08/ GPIO1_28/FTM3_CH4/ UC3_RXD7/TDMB_TXD	RXD	M5		DV _{DD}	1		
TDMB_RXD_EXC/IRQ10/ GPIO1_30/FTM3_CH6/ TDMB_TXD/UC3_TXD7	Recieve Data	P4	I	DV _{DD}	1		
TDMB_TSYNC/IRQ03/ GPIO1_23/FTM3_CH7/ UC3_RTSB_TXEN	TSYNC	J3	I	DV _{DD}	1		
TDMB_TXD/ IRQ08 /GPIO1_28/ FTM3_CH4/TDMB_RXD/ UC3_RXD7	Transmit Data	M5	0	DV _{DD}	1		

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes		
TDMB_TXD/ IRQ10 /GPIO1_30/ FTM3_CH6/TDMB_RXD_EXC/ UC3_TXD7	Transmit Data	P4	0	DV _{DD}	1		
	TSEC_15	588		1			
TSEC_1588_ALARM_OUT1/ EC2_TXD2/GPIO3_16/ FTM2_CH7	Alarm Out	AE3	0	LV _{DD}	1		
TSEC_1588_ALARM_OUT2/ EC2_TXD3/GPIO3_15/ FTM2_CH5	Alarm Out	AD3	0	LV _{DD}	1		
TSEC_1588_CLK_IN/ EC2_RX_CLK/GPIO3_26/ FTM2_QD_PHA	Clock In	AC1	I	LV _{DD}	1		
TSEC_1588_CLK_OUT/ EC2_TXD1/GPIO3_17/ FTM2_CH3	Clock Out	AE4	0	LV _{DD}	1		
TSEC_1588_PULSE_OUT1/ EC2_RXD1/GPIO3_24/ FTM2_CH1	Pulse Out	AE1	0	LV _{DD}	1		
TSEC_1588_PULSE_OUT2/ EC2_TXD0/GPIO3_18/ FTM2_CH2	Pulse Out	AF3	0	LV _{DD}	1		
TSEC_1588_TRIG_IN1/ EC2_RX_DV/GPIO3_27/ FTM2_QD_PHB	Trigger In	AF1	I	LV _{DD}	1		
TSEC_1588_TRIG_IN2/ EC2_RXD0/GPIO3_25/ FTM2_CH0	Trigger In	AE2	I	LV _{DD}	1		
	QSPI	•			•		
QSPI_A_CS0/IFC_A16	Chip Select	D8	0	OV _{DD}	1, 5		
QSPI_A_CS1/IFC_A17	Chip Select	C8	0	OV _{DD}	1, 5		
QSPI_A_DATA0/ IFC_A22 / IFC_WP1_B	Data	D11	Ю	OV _{DD}			
QSPI_A_DATA1/ IFC_A23 / IFC_WP2_B	Data	C12	Ю	OV _{DD}			
QSPI_A_DATA2/ IFC_A24 / IFC_WP3_B	Data	D13	Ю	OV _{DD}			
QSPI_A_DATA3/ IFC_A25 / GPIO2_25/FTM5_CH0/ IFC_CS4_B/IFC_RB2_B	Data	C13	Ю	OV _{DD}			
QSPI_A_SCK/ IFC_A18	Serial Clock	C9	0	OV _{DD}	1, 5		
QSPI_B_CS0/IFC_A19	Chip Select	D10	0	OV _{DD}	1, 5		
QSPI_B_CS1/IFC_A20	Chip Select	C10	0	OV _{DD}	1, 5		
QSPI_B_DATA0/ IFC_PAR0 / GPIO2_13/FTM6_CH0	Data	B18	Ю	OV _{DD}			

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
QSPI_B_DATA1/ IFC_PAR1 / GPIO2_14/FTM6_CH1	Data	D17	Ю	OV _{DD}	
QSPI_B_DATA2/ IFC_PERR_B/GPIO2_15/ FTM6_EXTCLK	Data	E17	Ю	OV _{DD}	
QSPI_B_DATA3/IFC_CS3_B/ GPIO2_12/FTM7_EXTCLK	Data	C20	Ю	OV _{DD}	
QSPI_B_DATA3/IFC_CS3_B/ GPIO2_12/FTM7_EXTCLK	Data	C20	Ю	OV _{DD}	
QSPI_B_SCK/ IFC_A21 / cfg_dram_type	Serial Clock	C11	0	OV _{DD}	1, 4
	Power and Groun	d Signals		1	
GND001	GND	A2			
GND002	GND	A5			
GND003	GND	A21			
GND004	GND	В3			
GND005	GND	B4			
GND006	GND	B7			
GND007	GND	B10			
GND008	GND	B13			
GND009	GND	B16			
GND010	GND	B19			
GND011	GND	B21			
GND012	GND	B24			
GND013	GND	B26			
GND014	GND	C1			
GND015	GND	C2			
GND016	GND	C5			
GND017	GND	C21			
GND018	GND	C27			
GND019	GND	D3			
GND020	GND	D4			
GND021	GND	D7			
GND022	GND	D9			
GND023	GND	D12			
GND024	GND	D15			
GND025	GND	D18			
GND026	GND	D21			
GND027	GND	D24			
GND028	GND	E1			

Pin assignments

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
GND029	GND	E2			
GND030	GND	E5			
GND031	GND	E21			
GND032	GND	E26			Ī
GND033	GND	F3			
GND034	GND	F4			
GND035	GND	F7			
GND036	GND	F14			
GND037	GND	F16			
GND038	GND	F18			
GND039	GND	F24			
GND040	GND	G1			
GND041	GND	G2			
GND042	GND	G9			
GND043	GND	G10			
GND044	GND	G11			
GND045	GND	G21			
GND046	GND	G26			
GND047	GND	H3			
GND048	GND	H4			
GND049	GND	H5			
GND050	GND	H14			
GND051	GND	H15			
GND052	GND	H16			
GND053	GND	H17			
GND054	GND	H18			
GND055	GND	H21			
GND056	GND	H24			
GND057	GND	J6			
GND058	GND	J7			
GND059	GND	J8			
GND060	GND	J9			
GND061	GND	J10			
GND062	GND	J11			
GND063	GND	J12			
GND064	GND	J21			
GND065	GND	J23			
GND066	GND	J26			

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package pin	Pin	Power supply	Notes
		number	type		
GND067	GND	K2			
GND068	GND	K4			
GND069	GND	K6			
GND070	GND	K13			
GND071	GND	K15			
GND072	GND	K17			
GND073	GND	K19			
GND074	GND	K21			
GND075	GND	L6			
GND076	GND	L10			
GND077	GND	L12			
GND078	GND	L14			
GND079	GND	L16			
GND080	GND	L18			
GND081	GND	L20			
GND082	GND	L23			
GND083	GND	L26			
GND084	GND	M6			
GND085	GND	M9			
GND086	GND	M11			
GND087	GND	M13			
GND088	GND	M15			
GND089	GND	M17			
GND090	GND	M19			
GND091	GND	M21			
GND092	GND	M23			
GND093	GND	N2			
GND094	GND	N4			
GND095	GND	N6			
GND096	GND	N8			
GND097	GND	N10			
GND098	GND	N12			
GND099	GND	N14			
GND100	GND	N16			
GND101	GND	N18			
GND102	GND	N20			
GND103	GND	N23			
GND104	GND	N26			

Pin assignments

Table 2. Pinout list by bus (continued)

	Signal description	Package pin number	Pin type	Power supply	Notes
GND105 GI	ND	P6			
GND106 GI	ND	P9			
GND107 GI	ND	P11			
GND108 GI	ND	P13			
GND109 GI	ND	P15			
GND110 GI	ND	P17			
GND111 GI	ND	P19			
GND112 GI	ND	P23			
GND113 GI	ND	R4			
GND114 GI	ND	R5			
GND115 GI	ND	R8			
GND116 GI	ND	R10			
GND117 GI	ND	R12			
GND118 GI	ND	R14			
GND119 GI	ND	R16			
GND120 GI	ND	R18			
GND121 GI	ND	R20			
GND122 GI	ND	R23			
GND123 GI	ND	R26			
GND124 GI	ND	T2			
GND125 GI	ND	T4			
GND126 GI	ND	T6			
GND127 GI	ND	T9			
GND128 GI	ND	T11			
GND129 GI	ND	T13			
GND130 GI	ND	T15			
GND131 GI	ND	T17			
GND132 GI	ND	T19			
GND133 GI	ND	T21			
GND134 GI	ND	T23			
GND135 GI	ND	T26			
GND136 GI	ND	U6			
GND137 GI	ND	U8			
GND138 GI	ND	U10			
GND139 GI	ND	U12			
GND140 GI	ND	U14			
GND141 GI	ND	U16			
GND142 GI	ND	U18			

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package pin	Pin type	Power supply	Notes
		number	lype		
GND143	GND	U20			
GND144	GND	U23			
GND145	GND	V2			
GND146	GND	V4			
GND147	GND	V6			
GND148	GND	V9			
GND149	GND	V11			
GND150	GND	V13			
GND151	GND	V15			
GND152	GND	V21			
GND153	GND	V23			
GND154	GND	V26			
GND155	GND	W12			
GND156	GND	W22			
GND157	GND	Y2			
GND158	GND	Y13			
GND159	GND	Y14			
GND160	GND	Y21			
GND161	GND	Y23			
GND162	GND	Y26			
GND163	GND	AA4			
GND164	GND	AA14			
GND165	GND	AA21			
GND166	GND	AA24			
GND167	GND	AB2			
GND168	GND	AB12			
GND169	GND	AB26			
GND170	GND	AC21			
GND171	GND	AC24			
GND172	GND	AD2			
GND173	GND	AD4			
GND174	GND	AD26			
GND175	GND	AE21			
GND176	GND	AE24			
GND177	GND	AF4			
GND178	GND	AF21			
GND179	GND	AF26			
GND180	GND	AG1			

Pin assignments

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
GND181	GND	AG24			
GND182	GND	AG26			
GND183	GND	AH2			
GND184	GND	AH21			
SD_GND01	Serdes core logic GND	V17			29
SD_GND02	Serdes core logic GND	V19			29
SD_GND03	Serdes core logic GND	W18			29
SD_GND04	Serdes core logic GND	W20			29
SD_GND05	Serdes core logic GND	Y6			29
SD_GND06	Serdes core logic GND	Y7			29
SD_GND07	Serdes core logic GND	Y8			29
SD_GND08	Serdes core logic GND	Y9			29
SD_GND09	Serdes core logic GND	Y10			29
SD_GND10	Serdes core logic GND	Y15			29
SD_GND11	Serdes core logic GND	Y16			29
SD_GND12	Serdes core logic GND	AA5			29
SD_GND13	Serdes core logic GND	AA7			29
SD_GND14	Serdes core logic GND	AA9			29
SD_GND15	Serdes core logic GND	AA12			29
SD_GND16	Serdes core logic GND	AA17			29
SD_GND17	Serdes core logic GND	AA18			29
SD_GND18	Serdes core logic GND	AA19			29
SD_GND19	Serdes core logic GND	AB7			29
SD_GND20	Serdes core logic GND	AB9			29
SD_GND21	Serdes core logic GND	AB14			29
SD_GND22	Serdes core logic GND	AB17			29
SD_GND23	Serdes core logic GND	AB20			29
SD_GND24	Serdes core logic GND	AC5			29
SD_GND25	Serdes core logic GND	AC6			29
SD_GND26	Serdes core logic GND	AC8			29
SD_GND27	Serdes core logic GND	AC10			29
SD_GND28	Serdes core logic GND	AC11			29
SD_GND29	Serdes core logic GND	AC15			29
SD_GND30	Serdes core logic GND	AC16			29
SD_GND31	Serdes core logic GND	AC18			29
SD_GND32	Serdes core logic GND	AC19			29
SD_GND33	Serdes core logic GND	AD5			29
SD_GND34	Serdes core logic GND	AD7			29

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
SD_GND35	Serdes core logic GND	AD9			29
SD_GND36	Serdes core logic GND	AD12			29
SD_GND37	Serdes core logic GND	AD14			29
SD_GND38	Serdes core logic GND	AD17			29
SD_GND39	Serdes core logic GND	AD20			29
SD_GND40	Serdes core logic GND	AE5			29
SD_GND41	Serdes core logic GND	AE7			29
SD_GND42	Serdes core logic GND	AE9			29
SD_GND43	Serdes core logic GND	AE12			29
SD_GND44	Serdes core logic GND	AE14			29
SD_GND45	Serdes core logic GND	AE17			29
SD_GND46	Serdes core logic GND	AE20			29
SD_GND47	Serdes core logic GND	AF6			29
SD_GND48	Serdes core logic GND	AF7			29
SD_GND49	Serdes core logic GND	AF8			29
SD_GND50	Serdes core logic GND	AF9			29
SD_GND51	Serdes core logic GND	AF10			29
SD_GND52	Serdes core logic GND	AF11			29
SD_GND53	Serdes core logic GND	AF15			29
SD_GND54	Serdes core logic GND	AF16			29
SD_GND55	Serdes core logic GND	AF17			29
SD_GND56	Serdes core logic GND	AF18			29
SD_GND57	Serdes core logic GND	AF19			29
SD_GND58	Serdes core logic GND	AG5			29
SD_GND59	Serdes core logic GND	AG7			29
SD_GND60	Serdes core logic GND	AG9			29
SD_GND61	Serdes core logic GND	AG12			29
SD_GND62	Serdes core logic GND	AG14			29
SD_GND63	Serdes core logic GND	AG17			29
SD_GND64	Serdes core logic GND	AG20			29
SD_GND65	Serdes core logic GND	AH5			29
SD_GND66	Serdes core logic GND	AH7			29
SD_GND67	Serdes core logic GND	AH9			29
SD_GND68	Serdes core logic GND	AH12			29
SD_GND69	Serdes core logic GND	AH14			29
SD_GND70	Serdes core logic GND	AH17			29
SD_GND71	Serdes core logic GND	AH20			29
SENSEGND	GND Sense pin	W5			

Pin assignments

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
OVDD1	General I/O supply	J14		OV_{DD}	
OVDD2	General I/O supply	J15		OV_{DD}	
OVDD3	General I/O supply	J16		OV_{DD}	
OVDD4	General I/O supply	J17		OV_{DD}	
OVDD5	General I/O supply	J18		OV_{DD}	
OVDD6	General I/O supply	R7		OV_{DD}	
DVDD1	UART/I2C/QE supply - switchable	N7		DV_DD	
DVDD2	UART/I2C/QE supply - switchable	P7		DV_DD	
EVDD	eSDHC supply - switchable	R6		EV _{DD}	
LVDD1	Ethernet controller 1 & 2 supply	T7		LV _{DD}	
LVDD2	Ethernet controller 1 & 2 supply	U7		LV _{DD}	
LVDD3	Ethernet controller 1 & 2 supply	V7		LV _{DD}	
TVDD	1.2V/LVDD supply for MDIO interface for 10G Fman (EC2)	W6		TV_DD	
G1VDD01	DDR supply	B27		G1V _{DD}	
G1VDD02	DDR supply	D27		G1V _{DD}	
G1VDD03	DDR supply	F27		G1V _{DD}	
G1VDD04	DDR supply	H27		G1V _{DD}	
G1VDD05	DDR supply	K27		G1V _{DD}	
G1VDD06	DDR supply	L22		G1V _{DD}	
G1VDD07	DDR supply	M22		G1V _{DD}	
G1VDD08	DDR supply	M27		G1V _{DD}	
G1VDD09	DDR supply	N22		G1V _{DD}	
G1VDD10	DDR supply	P22		G1V _{DD}	
G1VDD11	DDR supply	P27		G1V _{DD}	
G1VDD12	DDR supply	R22		G1V _{DD}	
G1VDD13	DDR supply	T22		G1V _{DD}	
G1VDD14	DDR supply	U22		G1V _{DD}	
G1VDD15	DDR supply	U27		G1V _{DD}	
G1VDD16	DDR supply	V22		G1V _{DD}	
G1VDD17	DDR supply	W27		G1V _{DD}	
G1VDD18	DDR supply	AA27		G1V _{DD}	
G1VDD19	DDR supply	AC27		G1V _{DD}	
G1VDD20	DDR supply	AE27		G1V _{DD}	
G1VDD21	DDR supply	AG27		G1V _{DD}	

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
G1VDD22	DDR supply	AH27		G1V _{DD}	
S1VDD1	SerDes1 core logic supply	Y17		S1V _{DD}	
S1VDD2	SerDes1 core logic supply	Y18		S1V _{DD}	
S1VDD3	SerDes1 core logic supply	Y19		S1V _{DD}	
X1VDD1	SerDes1 transceiver supply	AC14		X1V _{DD}	
X1VDD2	SerDes1 transceiver supply	AC17		X1V _{DD}	
X1VDD3	SerDes1 transceiver supply	AC20		X1V _{DD}	
FA_VL	Reserved	U5		FA_VL	14
PROG_MTR	Reserved	F13		PROG_MTR	14
TA_PROG_SFP	SFP Fuse Programming Override supply	G13		TA_PROG_SFP	26
TH_VDD	Thermal Monitor Unit supply	G8		TH_V _{DD}	27
VDD01	Supply for cores and platform	K18		V_{DD}	
VDD02	Supply for cores and platform	K20		V _{DD}	
VDD03	Supply for cores and platform	L15		V_{DD}	
VDD04	Supply for cores and platform	L17		V_{DD}	
VDD05	Supply for cores and platform	L19		V_{DD}	
VDD06	Supply for cores and platform	M10		V_{DD}	
VDD07	Supply for cores and platform	M12		V_{DD}	
VDD08	Supply for cores and platform	M14		V _{DD}	
VDD09	Supply for cores and platform	M16		V_{DD}	
VDD10	Supply for cores and platform	M18		V_{DD}	
VDD11	Supply for cores and platform	N9		V_{DD}	
VDD12	Supply for cores and platform	N11		V_{DD}	
VDD13	Supply for cores and platform	N13		V_{DD}	
VDD14	Supply for cores and platform	N15		V_{DD}	
VDD15	Supply for cores and platform	N17		V_{DD}	
VDD16	Supply for cores and platform	N19		V _{DD}	
VDD17	Supply for cores and platform	P10		V_{DD}	
VDD18	Supply for cores and platform	P12		V_{DD}	
VDD19	Supply for cores and platform	P14		V_{DD}	
VDD20	Supply for cores and platform	P16		V_{DD}	
VDD21	Supply for cores and platform	P18		V _{DD}	
VDD22	Supply for cores and platform	R9		V _{DD}	
VDD23	Supply for cores and platform	R11		V_{DD}	
VDD24	Supply for cores and platform	R13		V_{DD}	
VDD25	Supply for cores and platform	R15		V _{DD}	
VDD26	Supply for cores and platform	R17		V _{DD}	
	•			•	

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
VDD27	Supply for cores and platform	R19		V_{DD}	
VDD28	Supply for cores and platform	T10		V_{DD}	
VDD29	Supply for cores and platform	T12		V_{DD}	
VDD30	Supply for cores and platform	T14		V_{DD}	
VDD31	Supply for cores and platform	T16		V_{DD}	
VDD32	Supply for cores and platform	T18		V_{DD}	
VDD33	Supply for cores and platform	U9		V_{DD}	
VDD34	Supply for cores and platform	U11		V_{DD}	
VDD35	Supply for cores and platform	U13		V_{DD}	
VDD36	Supply for cores and platform	U15		V_{DD}	
VDD37	Supply for cores and platform	U17		V_{DD}	
VDD38	Supply for cores and platform	U19		V_{DD}	
VDD39	Supply for cores and platform	V10		V_{DD}	
VDD40	Supply for cores and platform	V12		V_{DD}	
VDD41	Supply for cores and platform	V14		V_{DD}	
VDD42	Supply for cores and platform	V16		V_{DD}	
TA_BB_VDD	Battery Backed Security Monitor Supply	G12		TA_BB_V _{DD}	
AVDD_CGA1	CPU Cluster Group A PLL1 supply.	H9		AVDD_CGA1	25
AVDD_CGA2	CPU Cluster Group A PLL2 supply.	H10		AVDD_CGA2	25
AVDD_PLAT	Platform PLL supply.	H11		AVDD_PLAT	25
AVDD_D1	DDR1 PLL supply.	R21		AVDD_D1	25
AVDD_SD1_PLL1	SerDes1 PLL 1 supply.	AA11		AVDD_SD1_PLL1	25
AVDD_SD1_PLL2	SerDes1 PLL 2 supply.	AA16		AVDD_SD1_PLL2	25
SENSEVDD	Vdd Sense pin	V5		SENSEVDD	
USB_HVDD1	3.3V High Supply	K8		USB_HV _{DD}	
USB_HVDD2	3.3V High Supply	L8		USB_HV _{DD}	
USB_SDVDD1	1.0 V Analog and digital HS supply	M7		USB_SDV _{DD}	
USB_SDVDD2	1.0 V Analog and digital HS supply	M8		USB_SDV _{DD}	
USB_SVDD1	1.0 V Analog and digital SS supply	K7		USB_SV _{DD}	
USB_SVDD2	1.0 V Analog and digital SS supply	L7		USB_SV _{DD}	
	No Connectio	n Pins	1		
NC_A22	No Connection	A22			
NC_A26	No Connection	A26			
		1	1	1	

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
NC_AA10	No Connection	AA10			
NC_AA15	No Connection	AA15			
NC_AA22	No Connection	AA22			
NC_AA23	No Connection	AA23			
NC_AA25	No Connection	AA25			
NC_AA26	No Connection	AA26			
NC_AA6	No Connection	AA6			
NC_AB10	No Connection	AB10			
NC_AB11	No Connection	AB11			
NC_AB15	No Connection	AB15			
NC_AB16	No Connection	AB16			
NC_AB21	No Connection	AB21			
NC_AB22	No Connection	AB22			
NC_AB23	No Connection	AB23			
NC_AB24	No Connection	AB24			
NC_AB25	No Connection	AB25			
NC_AB5	No Connection	AB5			
NC_AB6	No Connection	AB6			
NC_AC12	No Connection	AC12			
NC_AC13	No Connection	AC13			
NC_AC22	No Connection	AC22			
NC_AC23	No Connection	AC23			
NC_AC25	No Connection	AC25			
NC_AC26	No Connection	AC26			
NC_AC7	No Connection	AC7			
NC_AC9	No Connection	AC9			
NC_AD11	No Connection	AD11			
NC_AD13	No Connection	AD13			
NC_AD15	No Connection	AD15			
NC_AD18	No Connection	AD18			
NC_AD21	No Connection	AD21			
NC_AD22	No Connection	AD22			
NC_AD23	No Connection	AD23			
NC_AD24	No Connection	AD24			
NC_AD25	No Connection	AD25			
NC_AD8	No Connection	AD8			
NC_AE11	No Connection	AE11			
NC_AE13	No Connection	AE13			

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
NC_AE15	No Connection	AE15			
NC_AE18	No Connection	AE18			
NC_AE22	No Connection	AE22			
NC_AE23	No Connection	AE23			
NC_AE25	No Connection	AE25			
NC_AE26	No Connection	AE26			
NC_AE8	No Connection	AE8			
NC_AF14	No Connection	AF14			
NC_AF22	No Connection	AF22			
NC_AF23	No Connection	AF23			
NC_AF24	No Connection	AF24			
NC_AF25	No Connection	AF25			
NC_AF5	No Connection	AF5			
NC_AG11	No Connection	AG11			
NC_AG13	No Connection	AG13			
NC_AG15	No Connection	AG15			
NC_AG18	No Connection	AG18			
NC_AG21	No Connection	AG21			
NC_AG22	No Connection	AG22			
NC_AG23	No Connection	AG23			
NC_AG25	No Connection	AG25			
NC_AG8	No Connection	AG8			
NC_AH11	No Connection	AH11			
NC_AH13	No Connection	AH13			
NC_AH15	No Connection	AH15			
NC_AH18	No Connection	AH18			
NC_AH22	No Connection	AH22			
NC_AH23	No Connection	AH23			
NC_AH24	No Connection	AH24			
NC_AH25	No Connection	AH25			
NC_AH26	No Connection	AH26			
NC_AH8	No Connection	AH8			
NC_B22	No Connection	B22			
NC_B25	No Connection	B25			
NC_G19	No Connection	G19			
NC_G20	No Connection	G20			
NC_K10	No Connection	K10			
NC_K11	No Connection	K11			

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		pin number	type		
NC_K12	No Connection	K12			
NC_K14	No Connection	K14			
NC_K16	No Connection	K16			
NC_K22	No Connection	K22			
NC_K9	No Connection	K9			
NC_L11	No Connection	L11			
NC_L13	No Connection	L13			
NC_L21	No Connection	L21			
NC_L9	No Connection	L9			
NC_M20	No Connection	M20			
NC_N21	No Connection	N21			
NC_P20	No Connection	P20			
NC_P5	No Connection	P5			
NC_P8	No Connection	P8			
NC_T20	No Connection	T20			
NC_T8	No Connection	T8			
NC_U21	No Connection	U21			
NC_U24	No Connection	U24			
NC_U25	No Connection	U25			
NC_U26	No Connection	U26			
NC_V18	No Connection	V18			
NC_V20	No Connection	V20			
NC_V24	No Connection	V24			
NC_V25	No Connection	V25			
NC_V8	No Connection	V8			
NC_W10	No Connection	W10			
NC_W11	No Connection	W11			
NC_W13	No Connection	W13			
NC_W14	No Connection	W14			
NC_W15	No Connection	W15			
NC_W16	No Connection	W16			
NC_W17	No Connection	W17			
NC_W19	No Connection	W19			
NC_W21	No Connection	W21			
NC_W23	No Connection	W23			
NC_W24	No Connection	W24			
NC_W25	No Connection	W25			
NC_W26	No Connection	W26			

Table 2. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
NC_W7	No Connection	W7			
NC_W8	No Connection	W8			
NC_W9	No Connection	W9			
NC_Y12	No Connection	Y12			
NC_Y22	No Connection	Y22			
NC_Y24	No Connection	Y24			
NC_Y25	No Connection	Y25			
NC_Y5	No Connection	Y5			

- 1. Functionally, this pin is an output or an input, but structurally it is an I/O because it either sample configuration input during reset, is a muxed pin, or has other manufacturing test functions. This pin will therefore be described as an I/O for boundary scan.
- 2. This output is actively driven during reset rather than being tri-stated during reset.
- 3. MDIC[0] is grounded through a 162Ω precision 1% resistor and MDIC[1] is connected to GV_{DD} through a 162Ω precision 1% resistor. For either full or half driver strength calibration of DDR IOs, use the same MDIC resistor value of 162Ω . The memory controller register setting can be used to determine automatic calibration is done to full or half drive strength. These pins are used for automatic calibration of the DDR3L/DDR4 IOs. The MDIC[0:1] pins must be connected to 162Ω precision 1% resistors.
- 4. This pin is a reset configuration pin. It has a weak ($\sim 20 \text{ k}\Omega$) internal pull-up P-FET that is enabled only when the processor is in its reset state. This pull-up is designed such that it can be overpowered by an external 4.7 k Ω resistor. However, if the signal is intended to be high after reset, and if there is any device on the net that might pull down the value of the net at reset, a pull-up or active driver is needed.
- 5. Pin must **NOT** be pulled down during power-on reset. This pin may be pulled up, driven high, or if there are any externally connected devices, left in tristate. If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a safe state during reset.
- 6. Recommend that a weak pull-up resistor (2-10 k Ω) be placed on this pin to the respective power supply.
- 7. This pin is an open-drain signal.
- 8. Recommend that a weak pull-up resistor (1 $k\Omega$) be placed on this pin to the respective power supply.

- 9. This pin has a weak (\sim 20 k Ω) internal pull-up P-FET that is always enabled.
- 10. These are test signals for factory use only and must be pulled up (100Ω to $1-k\Omega$) to the respective power supply for normal operation.
- 11. This pin requires a 200Ω pull-up to respective power-supply.
- 12. Do not connect. These pins should be left floating.
- 13. This pin requires an external 1-k Ω pull-down resistor to prevent PHY from seeing a valid Transmit Enable before it is actively driven.
- 14. These pins must be pulled to ground (GND).
- 15. This pin requires a 698Ω pull-up to respective power-supply.
- 16. These pins should be tied to ground if the diode is not utilized for temperature monitoring.
- 17. This pin should be connected to ground through 2-10k Ω resistor when not used.
- 18. This pin should be connected to ground through 2-10k Ω resistor when SYSCLK input is used as system clock.
- 19. This pin has a weak (\sim 20 k Ω) internal pull-up P-FET that is enabled only when the processor is in its reset state. This pin should have an optional pull down resistor on board. This is required to support DIFF_SYSCLK/DIFF_SYSCLK_B.
- 20. This pin must be pulled to OVDD through a 100-ohm to 1k-ohm resistor for a four core LS1043A device and tied to ground for a two core LS1023A device.
- 21. The alternate signal in DDR4 configuration is mentioned in corresponding Reference Manual.
- 22. Attach 200 Ohm +/-1% 100-ppm/C precision resistor-to-ground. Voltage range 0-250mV.
- 23. The permissible voltage range is 0 V 5.25 V.
- 24. The permissible voltage range for input signal is 0 1.8 V.
- 25. It is measured at the input of the supply filter and not at the SoC pin.
- 26. Connect to ground when fuses are read-only.
- 27. TH_VDD must be tied to OVDD.
- 28. Recommend that a weak pull-down resistor (2-10 k Ω) be placed on this pin to GND.
- 29. SD_GND must be directly connected to GND.

Electrical characteristics

- 30. This pin is used for debug purposes. It is advised that boards are built with the ability to pull up and pull down this pin.
- 31. This pin must be pulled down to ground with a resistor of value 4.7 kohm.
- 32. This pin is driven to inactive state after PORESET_B is de-asserted.
- 33. When using discrete DRAM, the MALERT_B pin needs a 50 ohm to 100 ohm pull up resistor to GVDD.

Warning

See "Connection Recommendations in QorIQ LS1043A Design Checklist (AN5012)" for additional details on properly connecting these pins for specific applications.

3 Electrical characteristics

This section describes the DC and AC electrical specifications for the chip. The chip is currently targeted to these specifications, some of which are independent of the I/O cell but are included for a more complete reference. These are not purely I/O buffer design specifications.

3.1 Overall DC electrical characteristics

This section describes the ratings, conditions, and other characteristics.

3.1.1 Absolute maximum ratings

This table provides the absolute maximum ratings.

Table 3. Absolute maximum ratings¹

Characteristic	Symbol	Max Value	Unit	Notes
Core and platform supply voltage	V _{DD}	-0.3 to 1.08	V	4
PLL supply voltage (core PLL, platform, DDR)	AV _{DD} _CGA1, AV _{DD} _CGA2, AV _{DD} _D1, AV _{DD} _PLAT	-0.3 to 1.98	V	9
PLL supply voltage (SerDes, filtered from X1V _{DD})	AVDD_SD1_PLL1 AVDD_SD1_PLL2	-0.3 to 1.48	V	_
SFP Fuse Programming	TA_PROG_SFP	-0.3 to 1.98	V	_
Thermal Unit Monitor supply	TH_V _{DD}	-0.3 to 1.98	V	_

Table continues on the next page...

Table 3. Absolute maximum ratings¹ (continued)

Characteristic	Symbol	Max Value	Unit	Notes
IFC, SPI, GIC (IRQ 0/1/2), Temper_Detect, System control and power management, SYSCLK, DDR_CLK, DIFF_SYSCLK, GPIO2, GPIO1, eSDHC[4-7]/VS/DAT123_DIR/DAT0_DIR/CMD_DIR/SYNC), Debug, SYSCLK, JTAG, RTC, FTM5/6/7, POR signals	OV _{DD}	-0.3 to 1.98	V	_
DUART1/2, I ² C, DMA, QE, LPUART1, LPUART2_SOUT/SIN, LPUART4, GPIO1, GPIO4, GIC (IRQ 3/4/5/6/7/8/9/10), FTM 3/8, USB Control (DRVVBUS, PWRFAULT), FTM4_CH0/1/2/3/4/5	DV _{DD}	-0.3 to 3.63 -0.3 to 1.98	V	-
eSDHC[0-3]/CLK/CMD, GPIO2, LPUART2_CTS_B,LPUART2_RTS_B, LPUART3, LPUART5, LPUART6, FTM4_CH6/7, FTM4_EXTCLK/FAULT/QD_PHA/QD_PHB,	EV _{DD}	-0.3 to 3.63 -0.3 to 1.98	V	_
DDR3L DRAM I/O voltage	G1V _{DD}	-0.3 to 1.42	V	<u> </u>
DDR4 DRAM I/O voltage		-0.3 to 1.26		
Main power supply for internal circuitry of SerDes and pad power supply for SerDes receivers	S1V _{DD}	-0.3 to 1.08	V	_
Pad power supply for SerDes transmitter	X1V _{DD}	-0.3 to 1.48	V	_
Ethernet Interface 1/2, Ethernet management interface 1 (EMI1), TSEC_1588, GPIO1, GPIO3, FTM1/2, GIC (IRQ11)	LV _{DD}	-0.3 to 2.75 -0.3 to 1.98	V	_
Ethernet management interface 2 (EMI2), GPIO4	TV_DD	-0.3 to 2.75 -0.3 to 1.98 -0.3 to 1.32	V	_
USB PHY Transceiver supply voltage	USB_HV _{DD}	-0.3 to 3.63	V	6
	USB_SDV _{DD}	-0.3 to 1.08	V	7
	USB_SV _{DD}	-0.3 to 1.08	V	8
Battery Backed Security Monitor supply	TA_BB_V _{DD}	-0.3 to 1.08	V	_
Storage temperature range	T _{STG}	-55 to 150	°C	
Notes:	•	•		
See next table.				

This table provides the absolute maximum ratings for input signal voltage levels.

Table 4. Absolute maximum ratings for input signal voltage levels¹

Interface Input signals	Symbol	Max DC V_input range (MAX_DC_IN)	Max undershoot and overshoot voltage range (MAX_OV_RNG)	Unit	Notes
DDR4 and DDR3L DRAM signals	MV _{IN}	GND to (G1V _{DD} x 1.05)	-0.3 to (G1V _{DD} x 1.1)	٧	2, 3, 11
DDR3L DRAM reference	D1_MV _R EF	GND to (G1V _{DD} /2 x 1.05)	-0.3 to (G1V _{DD} /2 x 1.1)	V	2, 3

Table continues on the next page...

Electrical characteristics

Table 4. Absolute maximum ratings for input signal voltage levels¹ (continued)

Interface Input signals	Symbol	Max DC V_input range (MAX_DC_IN)	Max undershoot and overshoot voltage range (MAX_OV_RNG)	Unit	Notes
Ethernet Interface 1/2, Ethernet management interface 1 (EMI1), TSEC_1588, GPIO1, GPIO3, FTM1/2, GIC (IRQ11)	LV _{IN}	GND to (LV _{DD} x 1.1)	-0.3 to (LV _{DD} x 1.15)	V	2, 3
IFC, SPI, GIC (IRQ 0/1/2), Temper_Detect, System control and power management, SYSCLK, DDR_CLK, DIFF_SYSCLK, GPIO2, GPIO1, eSDHC[4-7]/VS/ DAT123_DIR/DAT0_DIR/CMD_DIR/ SYNC), Debug, SYSCLK, JTAG, RTC, FTM5/6/7, POR signals	OV _{IN}	GND to (OV _{DD} x 1.1)	-0.3 to (OV _{DD} x 1.15)	V	2, 3
eSDHC[0-3]/CLK/CMD, GPIO2, LPUART2_CTS_B,LPUART2_RTS_ B, LPUART3, LPUART5, LPUART6, FTM4_CH6/7, FTM4_EXTCLK/ FAULT/QD_PHA/QD_PHB	EV _{IN}	GND to (EV _{DD} x 1.1)	-0.3 to (EV _{DD} x 1.15)	V	2, 3
DUART1/2, I2C, DMA, QE, LPUART1, LPUART2_SOUT/SIN, LPUART4, GPIO1, GPIO4, GIC (IRQ 3/4/5/6/7/8/9/10), FTM 3/8, USB Control (DRVVBUS, PWRFAULT), FTM4_CH0/1/2/3/4/5	DV _{IN}	GND to (DV _{DD} x 1.1)	-0.3 to (DV _{DD} x 1.15)	V	2, 3
Main power supply for internal circuitry of SerDes and pad power supply for SerDes receivers	S1V _{IN}	GND to (S1V _{DD} x 1.05)	-0.3 to (S1V _{DD} x 1.1)	V	2, 3
USB PHY Transceiver signals	USB_H V _{IN}	GND to (USB_HV _{DD} x 1.05)	-0.3 to (USB_HV _{DD} x 1.15)	V	2, 3, 6
	USB_SV	GND to (USB_SV _{DD} x 1.1)	-0.3 to (USB_SV _{DD} x 1.15)	V	2, 3, 8
	USB_S DV _{IN}	GND to (USB_SDV _{DD} x 1.1)	-0.3 to (USB_SDV _{DD} x 1.15)	V	2, 3, 7
Ethernet management interface 2 (EMI2), GPIO4	TVDD _{IN}	GND to (TVDD _{DD} x 1.05)	-0.3 to (TVDD _{DD} x 1.1)	V	2, 3

Notes:

- 1. Functional operating conditions are given in Table 5. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- 2. **Caution:** The input voltage level of the signals must not exceed corresponding Max DC V_input range (MAX_DC_IN). For example DDR4 and DDR3L DRAM signals (MV_{IN}) must not exceed 5% of G1V_{DD}. Similarly, DDR3L DRAM reference (D1_MV_{REF}) must not exceed 5% of (G1V_{DD}/2).
- 3. **Caution:** In case of overshoot/undershoot, the voltage may exceed corresponding MAX_DC_IN level, but it must not exceed corresponding MAX_OV_RNG for more than 10% of the Unit interval of the functional frequency. See the Overshoot/ Undershoot voltage figure in Table 5
- 4. Supply voltage specified at the voltage sense pin. Voltage input pins should be regulated to provide specified voltage at the sense pin.
- 6. Transceiver supply for USBPHY

99

Table 4. Absolute maximum ratings for input signal voltage levels¹

	Interface Input signals	Symbol	Max DC V_input range (MAX DC IN)	Max undershoot and overshoot voltage range	Unit	Notes
l			((MAX_OV_RNG)		

- 7. Analog and Digital HS supply for USBPHY.
- 8. Analog and Digital SS supply for USBPHY.
- 9. AVDD_PLAT, AVDD_CGA1, AVDD_CGA2 and AVDD_D1 are measured at the input to the filter and not at the pin of the device. See the application note titled LS1043A QorlQ Integrated Processor Design Checklist (document AN5012).
- 10. Exposing device to Absolute Maximum Ratings conditions for long periods of time may affect reliability or cause permanent damage.
- 11. Typical DDR interface uses ODT enabled mode. For tests purposes with ODT off mode, simulation should be done first so as to make sure that the overshoot signal level at the input pin does not exceed GVDD by more than 10%. The Overshoot/Undershoot period should comply with JEDEC standards.

3.1.2 Recommended operating conditions

This table provides the recommended operating conditions for this chip.

NOTE

The values shown are the recommended operating conditions and proper device operation outside these conditions is not guaranteed.

Table 5. Recommended operating conditions

Characteristic	Symbol	Recommended Value	Unit	Notes
Core and platform supply voltage	V_{DD}	0.9 V ± 30 mV 1.0 V ± 30 mV	V	3, 4, 5, 10
Battery backed security monitor supply	TA_BB_V _{DD}	0.9 V ± 30 mV 1.0 V ± 30 mV	V	10
PLL supply voltage (core PLL, platform, DDR)	$\begin{array}{c} {\sf AV_{DD_CGA1}},\\ {\sf AV_{DD_CGA2}},\\ {\sf AV_{DD_D1}},\\ {\sf AV_{DD_PLAT}} \end{array}$	1.8 V ± 90 mV	V	_
PLL supply voltage (SerDes, filtered from X1V _{DD})	AV _{DD} _SD1_P LL1 AV _{DD} _SD1_P LL2	1.35 V ± 67 mV	V	_
SFP Fuse Programming	TA_PROG_S FP	1.8 V ± 90 mV	V	2
Thermal monitor unit supply	TH_V _{DD}	1.8 V ± 90 mV	V	

Table continues on the next page...

Electrical characteristics

Table 5. Recommended operating conditions (continued)

Characteris	stic	Symbol	Recommended Value	Unit	Notes
IFC, SPI, GIC (IRQ 0/1/2), Temper_E power management, SYSCLK, DDR_ GPIO2, GPIO1, eSDHC[4-7]/VS/DAT CMD_DIR/SYNC), Debug, SYSCLK, POR signals	_CLK, DIFF_SYSCLK, 123_DIR/DAT0_DIR/	OV _{DD}	1.8 V ± 90 mV	V	_
DUART1/2, I ² C, DMA, QE, LPUART LPUART4, GPIO1, GPIO4, GIC (IRC USB Control (DRVVBUS, PWRFAUL	3/4/5/6/7/8/9/10), FTM 3/8,	DV_DD	3.3 V ± 165 mV 1.8 V ± 90 mV	V	6
eSDHC[0-3]/CLK/CMD, GPIO2, LPUART2_CTS_B,LPUART2_RTS_ LPUART6, FTM4_CH6/7, FTM4_EX QD_PHB		EV _{DD}	3.3 V ±165 mV 1.8 V ± 90 mV	V	_
DDR DRAM I/O voltage	DDR4 DDR3L	G1V _{DD}	1.2V ± 60 mV 1.35 V ± 67 mV	V	_
Main power supply for internal circuit power supply for SerDes receivers	ry of SerDes and pad	S1V _{DD}	0.9 V + 50 mV / - 30 mV 1.0 V + 50 mV / - 30 mV	V	10
Pad power supply for SerDes transm	itters	X1V _{DD}	1.35 V ± 67 mV	V	_
Ethernet Interface 1/2, Ethernet man TSEC_1588, GPIO1, GPIO3, FTM1/2		LV _{DD}	2.5 V ± 125 mV 1.8 V ± 90 mV	V	1
Ethernet management interface 2 (El	MI2), GPIO4	TV _{DD}	2.5 V ± 125 mV 1.8 V ± 90 mV 1.2V ± 60 mV	V	
USB PHY Transceiver supply voltage)	USB_HV _{DD}	3.3 V ± 165 mV	V	6
		USB_SV _{DD}	0.9 V + 50 mV / - 30 mV 1.0 V + 50 mV / - 30 mV	V	8, 10
		USB_SDV _{DD}	0.9 V + 50 mV / - 30 mV 1.0 V + 50 mV / - 30 mV	V	7, 10
Input voltage	DDR3L and DDR4 DRAM signals	MV _{IN}	GND to G1V _{DD}	V	_
	DDR3L DRAM reference	D1_MV _{REF}	G1V _{DD} /2 ± 1%	V	_
	Ethernet Interface 1/2, Ethernet management interface 1 (EMI1), TSEC_1588, GPIO1, GPIO3, FTM1/2, GIC (IRQ11)	LV _{IN}	GND to LV _{DD}	V	_
	IFC, SPI, GIC (IRQ 0/1/2), Temper_Detect, System control and power	OV _{IN}	GND to OV _{DD}	V	_

Table 5. Recommended operating conditions (continued)

Charact	eristic	Symbol	Recommended Value	Unit	Notes
	management, SYSCLK, DDR_CLK, DIFF_SYSCLK, GPIO2, GPIO1, eSDHC[4-7]/VS/ DAT123_DIR/DAT0_DIR/ CMD_DIR/SYNC), Debug, SYSCLK, JTAG, RTC, FTM5/6/7, POR signals				
	DUART1/2, I ² C, DMA, QE, LPUART1, LPUART2_SOUT/SIN, LPUART4, GPIO1, GPIO4, GIC (IRQ 3/4/5/6/7/8/9/10), FTM 3/8, USB Control (DRVVBUS, PWRFAULT), FTM4_CH0/1/2/3/4/5	DV _{IN}	GND to DV _{DD}	V	_
	eSDHC[0-3]/CLK/CMD, GPIO2, LPUART2_CTS_B,LPUA RT2_RTS_B, LPUART3, LPUART5, LPUART6, FTM4_CH6/7, FTM4_EXTCLK/FAULT/ QD_PHA/QD_PHB	EV _{IN}	GND to EV _{DD}	V	_
	Main power supply for internal circuitry of SerDes	S1V _{IN}	GND to S1V _{DD}	V	_
	Ethernet management interface 2 (EMI2), GPIO4	TV _{IN}	GND to TV _{DD}	V	_
PHY Transceiver signals	USB Transceiver supply for USBPHY	USB_HV _{IN}	GND to USB_HV _{DD}	V	6
	Analog and Digital SS supply for USBPHY	USB_SV _{IN}	GND to USB_SV _{DD}	V	8
	Analog and Digital HS supply for USBPHY	USB_SDV _{IN}	0.3 to USB_SDV _{DD}	V	7
Operating temperature range	Normal operation	T _A ,	$T_A = 0$ (min) to $T_J = 105$ (max)	°C	_
	Extended temperature	T _A ,	$T_{A} = -40 \text{ (min) to}$ $T_{J} = 105 \text{(max)}$	°C	9
	Secure boot fuse programming	T _A ,	$T_A = 0$ (min) to $T_J = 105$ (max)	°C	2

Notes:

^{1.} RGMII is supported at 2.5 V or 1.8 V only.


^{2.} TA_PROG_SFP must be supplied 1.8 V and the chip must operate in the specified fuse programming temperature range only during secure boot fuse programming. For all other operating conditions, TA_PROG_SFP must be tied to GND, subject to the power sequencing constraints shown in Power sequencing.

Table 5. Recommended operating conditions

Characteristic	Symbol	Recommended	Unit	Notes
		Value		

- 3. For supply filtering requirements, refer to "LS1043A QorlQ Integrated Processor Design Checklist (AN5012)".
- 4. Supply voltage specified at the voltage sense pin. Voltage input pins should be regulated to provide specified voltage at the sense pin.
- 5. Operation at 1.08V is allowable for up to 25 ms at initial power on.
- 6. Transceiver supply for USBPHY
- 7. Analog and Digital HS supply for USBPHY
- 8. Analog and Digital SS supply for USBPHY
- 9. Only valid in case of 1.0 V operation
- 10. For part numbering nomenclature refer to Part numbering nomenclature.

This figure shows the undershoot and overshoot voltages at the interfaces of the chip.



Notes:

The overshoot/undershoot period should be less than 10% of shortest possible toggling period of the input signal or per input signal specific protocol requirement. For GPIO input signal overshoot/undershoot period, it should be less than 10% of the SYSCLK period.

Figure 13. Overshoot/Undershoot voltage for $G1V_{DD}/OV_{DD}/S1V_{DD}/DV_{DD}/TV_{DD}/LV_{DD}/EV_{DD}/USB*V_{DD}$

See Table 5 for actual recommended core voltage. Voltage to the processor interface I/Os are provided through separate sets of supply pins and must be provided at the voltages shown in Table 5. The input voltage threshold scales with respect to the associated I/O

supply voltage. DV_{DD} , EV_{DD} , OV_{DD} , and EV_{DD} based receivers are simple CMOS I/O circuits and satisfy appropriate EVCMOS type specifications. The DDR SDRAM interface uses differential receivers referenced by the externally supplied EVCMOS signal (nominally set to EVCMOS) as is appropriate for the EVCMOS receivers cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.

3.1.3 Output driver characteristics

This chip provides information on the characteristics of the output driver strengths.

NOTE

These are estimated values.

Table 6. Output drive capability

Driver type		Output impedance	e (Ω)	Supply	Not	
	Minimum ²	Typical	Maximum ³	Voltage	es	
DDR4 signal	-	18 (full-strength mode)	-	$G1V_{DD} = 1.2 V$	1	
		27 (half-strength mode)				
DDR3L signal	-	18 (full-strength mode)	-	$G1V_{DD} = 1.35 V$	1	
		27 (half-strength mode)				
Ethernet Interface 1/2, Ethernet management	30	50	70	LV _{DD} = 2.5 V		
interface 1 (EMI1), TSEC_1588, GPIO1, GPIO3, FTM1/2, GIC (IRQ11)	30	45	60	LV _{DD} = 1.8 V		
MDC of Ethernet management interface 2 (EMI 2)	45	65	100	TV _{DD} = 1.2 V	-	
	40	55	75	TV _{DD} = 1.8 V		
	40	60	90	TV _{DD} = 2.5 V		
MDIO of Ethernet management interface 2 (EMI	30	40	60	TV _{DD} = 1.2 V	-	
2)	25	33	44	TV _{DD} = 1.8 V		
	25	40	57	$TV_{DD} = 2.5 V$		
IFC, SPI, GIC (IRQ 0/1/2), Temper_Detect, System control and power management, SYSCLK, DDR_CLK, DIFF_SYSCLK, GPIO2, GPIO1, eSDHC[4-7]/VS/DAT123_DIR/ DAT0_DIR/CMD_DIR/SYNC), Debug, SYSCLK, JTAG, RTC, FTM5/6/7, POR signals	30	45	60	OV _{DD} = 1.8 V	-	
DUART1/2, DMA, QE, LPUART1,	45	65	90	DV _{DD} = 3.3 V	-	
LPUART2_SOUT/SIN, LPUART4, GPIO1, GPIO4, GIC (IRQ 3/4/5/6/7/8/9/10), FTM 3/8, USB Control (DRVVBUS, PWRFAULT), FTM4_CH0/1/2/3/4/5	40	55	75	DV _{DD} = 1.8 V		

Table continues on the next page...

Table 6. Output drive capability (continued)

Driver type		Output impedance	Supply	Not	
	Minimum ²	Typical	Maximum ³	Voltage	es
eSDHC[0-3]/CLK/CMD, GPIO2,	45	65	90	EV _{DD} = 3.3 V	-
LPUART2_CTS_B,LPUART2_RTS_B, LPUART3, LPUART5, LPUART6, FTM4_CH6/7, FTM4_EXTCLK/FAULT/QD_PHA/QD_PHB	40	55	75	EV _{DD} = 1.8 V	

^{1.} The drive strength of the DDR4 or DDR3L interface in half-strength mode is at $T_i = 105$ °C and at $G1V_{DD}$ (min).

3.2 Power sequencing

The chip requires that its power rails be applied in a specific sequence in order to ensure the proper device operation. For power up, these requirements are as follows:

1. AV_{DD} _CGA1, AV_{DD} _CGA2, AV_{DD} _PLAT, AV_{DD} _D1, OV_{DD} , DV_{DD} , LV_{DD} , EV_{DD} , USB_HV_{DD} , TV_{DD}

Drive TA PROG SFP = GND

PORESET_B input must be driven asserted and held during this step.

2. V_{DD} , $S1V_{DD}$, $TA_BB_V_{DD}$, USB_SDV_{DD} , USB_SV_{DD}

The 3.3 V (USB_HV_{DD}) in **Step 1** and 1.0 V (USB_SDV_{DD}, USB_SV_{DD}) in **Step 2** supplies can power up in any sequence, provided all these USB supplies ramp up within 95 ms with respect to each other.

- 3. a. When using DDR3L : G1V_{DD}, X1V_{DD}, AV_{DD}_SD1_PLL1, AV_{DD}_SD1_PLL2 ramps up in Step 3.
 - b. When using DDR4 : $G1V_{DD}$ ramps up in Step 3, whereas $X1V_{DD}$, $AV_{DD}_SD1_PLL1$, $AV_{DD}_SD1_PLL2$ may ramp up with Step 1 supplies.

 AV_{DD} _SD1_PLL1 and AV_{DD} _SD1_PLL2 are derived from $X1V_{DD}$

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of their value.

NOTE

• If using Trust Architecture Security Monitor battery backed features, prior to VDD ramping up to the 0.5 V level, ensure that OVDD is ramped to recommended operational

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

^{2.} Estimated number based on best case processed device.

^{3.} Estimated number based on worst case processed device

105

voltage and SYSCLK or DIFF_SYSCLK/ DIFF_SYSCLK_B is running. These clock should have a minimum frequency of 800 Hz and a maximum frequency no greater than the supported system clock frequency for the device.

• While XVDD is ramping, current may be supplied from XVDD through chip to SVDD.

All supplies must be at their stable values within 400 ms.

Negate PORESET_B input when the required assertion/hold time meets as listed in Table 27.

NOTE

- While V_{DD} is ramping up, current may be supplied from V_{DD} through the LS1043A processor to G1V_{DD}.
- Ramp rate requirements should meet as listed in Table 16.

Warning

Only 300,000 POR cycles are permitted per lifetime of a device. This value is based on design estimates and is preliminary.

For secure boot fuse programming, use the following steps:

- 1. After the negation of PORESET_B signal, drive TA_PROG_SFP = 1.8 V after a required minimum delay as listed in Table 7.
- 2. After the fuse programming is complete, it is required to return TA_PROG_SFP = GND before the system is power cycled (PORESET_B assertion) or powered down (V_{DD} ramp down) per the required timing specified in Table 7. For additional details, see the section Security fuse processor.

Warning

No activity other than that required for secure boot fuse programming is permitted while TA_PROG_SFP is driven to any voltage above GND, including the reading of the fuse block. The reading of the fuse block may only occur while TA_PROG_SFP = GND.

This figure shows the TA_PROG_SFP timing diagram.




Figure 14. TA_PROG_SFP timing diagram

This table provides the information on the shut down and start up sequence parameters for TA_PROG_SFP.

Driver type Min Max Unit **Notes** 100 **SYSCLKs** tTA_PROG_SFP_DELAY 0 2 US t_{TA_PROG_SFP_PROG} 0 tTA_PROG_SFP_VDD us 3 0 $t_{TA_PROG_SFP_RST}$ us

Table 7. TA_PROG_SFP timing 5

Notes:

- 1. Delay required from the deassertion of PORESET_B to driving TA_PROG_SFP ramp up. Delay measured from PORESET_B deassertion at 90% OV_{DD} to 10% TA_PROG_SFP ramp up.
- 2. Delay required from fuse programming completion to TA_PROG_SFP ramp down start. Fuse programming must complete while TA_PROG_SFP is stable at 1.8 V. No activity other than that required for secure boot fuse programming is permitted while TA_PROG_SFP is driven to any voltage above GND, including the reading of the fuse block. The reading of the fuse block may only occur while TA_PROG_SFP = GND. After fuse programming is complete, it is required to return TA_PROG_SFP = GND.
- 3. Delay required from TA_PROG_SFP ramp-down complete to V_{DD} ramp-down start. TA_PROG_SFP must be grounded to minimum 10% TA_PROG_SFP before V_{DD} reaches 90% V_{DD} .
- 4. Delay required from TA_PROG_SFP ramp-down complete to PORESET_B assertion. TA_PROG_SFP must be grounded to minimum 10% TA_PROG_SFP before PORESET_B assertion reaches 90% OV_{DD}.
- 5. Only six secure boot fuse programming events are permitted per lifetime of a device.

3.3 Power down requirements

The shut down cycle must complete such that power supply values are below 0.4 V before a new start up cycle can be started.

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

If performing secure boot fuse programming as per the requirements listed in Power sequencing, it is required that $TA_PROG_SFP = GND$ before the system is power cycled (PORESET_B assertion) or shut down (V_{DD} ramp down) per the required timing specified in Power sequencing.

3.4 Power characteristics

This table shows the power dissipations of the V_{DD} supply for various operating platform clock frequencies versus the core and DDR clock frequencies.

Core	Platform	DDR	V _{DD} (V)	S1V _{DD}			· · · · · · · · · · · · · · · · · · ·		Total Core	Notes
freq (MHz)	freq (MHz)	data rate (MT/s)		(V)	temp. (°C)	mode	V _{DD}	S1V _{DD} 8	and platform power (W) ¹	
1200	300	1300	0.9	0.9	65	Typical	2.44	0.36	2.80	2, 3
					105	Thermal	3.63	0.39	4.02	4, 7
						Maximum	4.29	0.39	4.68	5, 6, 7
1000	300	1300	0.9	0.9	65	Typical	2.34	0.36	2.70	2, 3
					105	Thermal	3.53	0.39	3.92	4, 7

Table 8. LS1043A core power dissipation ($V_{DD} = 0.9 \text{ V}$)

Maximum

3.95

0.39

4.34

5, 6, 7

- 2. Typical power assumes Dhrystone running with activity factor of 70% (for cores) and executing DMA on the platform with 100% activity factor.
- 3. Typical power based on nominal, processed device.
- 4. Thermal power assumes Dhrystone running with activity factor of 70% (for cores) and executing DMA on the platform at 100% activity factor.
- 5. Maximum power assumes Dhrystone running with activity factor at 100% (for cores) and executing DMA on the platform at 115% activity factor.
- 6. Maximum power is provided for power supply design sizing.
- 7. Thermal and maximum power are based on worst case processed device.
- 8. Total S1V_{DD} Power conditions:
- a. SerDes Lane 1, XFI@ 10G
- b. SerDes Lane 2 4, PCIe@ 5G

^{1.} Combined power of V_{DD} and $S1V_{DD}$ with platform at power-on reset default state, DDR controller and all SerDes banks active. Does not include I/O power.

Table 9. LS1043A core power dissipation ($V_{DD} = 1.0 \text{ V}$)

Core	Platform	DDR	V _{DD} (V)			Pow	er (W)	Total Core	Notes	
freq (MHz)	freq (MHz)	data rate (MT/s)		(V)	temp. (°C)	mode	V _{DD}	S1V _{DD} 8	and platform power (W) ¹	
1600	400	1600	1.0	1.0	65	Typical	3.79	0.39	4.18	2, 3
					105	Thermal	6.67	0.39	7.06	4, 7
						Maximum	7.41	0.39	7.80	5, 6, 7
1400	300	1600	1.0	1.0	65	Typical	3.30	0.36	3.69	2, 3
			105	105	Thermal	5.18	0.39	5.57	4, 7	
						Maximum	5.77	0.39	6.16	5, 6, 7
1200	300	1600	1.0	1.0	65	Typical	3.18	0.36	3.57	2, 3
					105	Thermal	5.06	0.39	5.45	4, 7
						Maximum	5.65	0.39	6.04	5, 6, 7
1000	300	1600	1.0	1.0	65	Typical	3.06	0.36	3.45	2, 3
					105	Thermal	4.94	0.39	5.33	4, 7
						Maximum	5.48	0.39	5.87	5, 6, 7

- 1. Combined power of V_{DD} and $S1V_{DD}$ with platform at power-on reset default state, DDR controller and all SerDes banks active. Does not include I/O power.
- 2. Typical power assumes Dhrystone running with activity factor of 70% (for cores) and executing DMA on the platform with 100% activity factor.
- 3. Typical power based on nominal, processed device.
- 4. Thermal power assumes Dhrystone running with activity factor of 70% (for cores) and executing DMA on the platform at 100% activity factor.
- 5. Maximum power assumes Dhrystone running with activity factor at 100% (for cores) and executing DMA on the platform at 115% activity factor.
- 6. Maximum power is provided for power supply design sizing.
- 7. Thermal and maximum power are based on worst case processed device.
- 8. Total S1V_{DD} Power conditions:
- a. SerDes Lane 1, XFI@ 10G
- b. SerDes Lane 2 4, PCIe@ 5G

Table 10. LS1023A core power dissipation ($V_{DD} = 0.9 \text{ V}$)

Core	Platform	DDR data	V _{DD} (V)	S1V _{DD}	Junction	Power mode		Power (W)	Total Core	Notes
freq (MHz)	freq (MHz)	rate (MT/s)		(V)	temp. (°C)	mode	V _{DD}	S1V _{DD} 8	and platform power (W) ¹	
1200	300	1300	0.9	0.9	65	Typical	2.19	0.36	2.55	2, 3
					105	Thermal	3.18	0.39	3.57	4, 7
						Maximum	3.48	0.39	3.87	5, 6, 7
1000	300	1300	0.9	0.9	65	Typical	2.13	0.36	2.49	2, 3

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Table 10. LS1023A core power dissipation ($V_{DD} = 0.9 \text{ V}$) (continued)

Core freq (MHz)	Platform freq (MHz)	DDR data rate (MT/s)	V _{DD} (V)	S1V _{DD} (V)	Junction temp. (°C)	Power mode	V _{DD}	Power (W) S1V _{DD} ⁸	Total Core and platform power (W) ¹	Notes
					105	Thermal	3.12	0.39	3.51	4, 7
						Maximum	3.40	0.39	3.79	5, 6, 7

- 1. Combined power of V_{DD} and $S1V_{DD}$ with platform at power-on reset default state, DDR controller and all SerDes banks active. Does not include I/O power.
- 2. Typical power assumes Dhrystone running with activity factor of 80% (for cores) and executing DMA on the platform with 100% activity factor.
- 3. Typical power based on nominal, processed device.
- 4. Thermal power assumes Dhrystone running with activity factor of 80% (for cores) and executing DMA on the platform at 100% activity factor.
- 5. Maximum power assumes Dhrystone running with activity factor at 100% (for cores) and executing DMA on the platform at 115% activity factor.
- 6. Maximum power is provided for power supply design sizing.
- 7. Thermal and maximum power are based on worst case processed device.
- 8. Total S1V_{DD} Power conditions:
- a. SerDes Lane 1, XFI@ 10G
- b. SerDes Lane 2 4, PCIe@ 5G

Table 11. LS1023A core power dissipation ($V_{DD} = 1.0 \text{ V}$)

Core	Platform	DDR	V _{DD} (V)	S1V _{DD}	Junction	Power		Power (W)	Total Core	Notes
freq (MHz)	freq (MHz)	data rate (MT/s)		(V)	temp. (°C)	mode	V _{DD}	S1V _{DD} ⁸	and platform power	
									(W) ¹	
1600	400	1600	1.0	1.0	65	Typical	3.30	0.39	3.69	2, 3
					105	Thermal	5.69	0.39	6.08	4, 7
						Maximum	6.16	0.39	6.55	5, 6, 7
1400	300	1600	1.0	1.0	65	Typical	2.86	0.39	3.25	2, 3
				-	105	Thermal	4.42	0.39	4.81	4, 7
						Maximum	4.80	0.39	5.19	5, 6, 7
1200	300	1600	1.0	1.0	65	Typical	2.78	0.39	3.17	2, 3
					105	Thermal	4.35	0.39	4.74	4, 7
						Maximum	4.73	0.39	5.12	5, 6, 7
1000	300	1600	1.0	1.0	65	Typical	2.71	0.39	3.10	2, 3
					105	Thermal	4.27	0.39	4.66	4, 7
						Maximum	4.64	0.39	5.03	5, 6, 7

^{1.} Combined power of V_{DD} and $S1V_{DD}$ with platform at power-on reset default state, DDR controller and all SerDes banks active. Does not include I/O power.

Table 11. LS1023A core power dissipation ($V_{DD} = 1.0 \text{ V}$)

Core	Platform	DDR	V _{DD} (V)	S1V _{DD}	Junction		F	Power (W)	Total Core	Notes
freq	freq (MHz)	data		(V)	temp.	mode	V_{DD}	S1V _{DD} 8	and	
(MHz)		rate			(°C)		100	000	platform	
		(MT/s)							power	
									(W) ¹	

^{2.} Typical power assumes Dhrystone running with activity factor of 80% (for cores) and executing DMA on the platform with 100% activity factor.

- 3. Typical power based on nominal, processed device.
- 4. Thermal power assumes Dhrystone running with activity factor of 80% (for cores) and executing DMA on the platform at 100% activity factor.
- 5. Maximum power assumes Dhrystone running with activity factor at 100% (for cores) and executing DMA on the platform at 115% activity factor.
- 6. Maximum power is provided for power supply design sizing.
- 7. Thermal and maximum power are based on worst case processed device.
- 8. Total S1V_{DD} Power conditions:
- a. SerDes Lane 1, XFI@ 10G
- b. SerDes Lane 2 4, PCIe@ 5G

Table 12. TA_BB_VDD power dissipation

Supply	Maximum	Unit	Notes
TA_BB_VDD (SoC off, 40°C)	40	μW	1
TA_BB_VDD (SoC off, 70°C)	55	μW	1

Note: 1. When SoC is off, TA_BB_VDD may be supplied by battery power to retain the Zeroizable Master Key and other trust architecture state. Board should implement a PMIC, which switches TA_BB_VDD to battery when SoC is powered down. See the Device reference manual trust architecture chapter for more information.

3.5 Low power mode saving estimation

Refer to this table for low power mode savings.

Table 13. Low power mode savings, 0.9 V, 65C^{1, 2, 3}

Mode	Core Frequency = 1.0 GHz	Core Frequency = 1.2 GHz	Units	Comments	Notes
PW15	0.03	0.04	Watts	Saving realized moving from run> PW15 state, single core. Arm in STANDBYWFI/WFE	4
SWLPM20	0.16	0.19	Watts	Saving realized moving from PW15> SWLPM20 state, 4 cores. Arm in STANDBYWFI/WFE	5, 6

Notes:

1. Power for VDD only

Table 13. Low power mode savings, 0.9 V, 65C^{1, 2, 3}

- 2. Typical power assumes Dhrystone running with activity factor of 80%
- 3. Typical power based on nominal process distribution for this device
- 4. PW15 power savings with 1 core. Maximum savings would be N times, where N is the number of used cores
- 5. SWLPM20 has all platform clocks disabled
- 6. SWLPM20 power saving with all the 4 cores in STANDBYWFI/WFE

Table 14. Low power mode savings, 1.0 V, 65C^{1, 2, 3}

Mode	Core Frequenc y = 1.0 GHz	Core Frequenc y = 1.2 GHz	Core Frequenc y = 1.4 GHz	Core Frequenc y = 1.6 GHz	Units	Comments	Notes
PW15	0.04	0.05	0.06	0.06	Watts	Saving realized moving from run> PW15 state, single core. Arm in STANDBYWFI/WFE	4
SWLPM2 0	0.20	0.24	0.31	0.36	Watts	Saving realized moving from PW15> SWLPM20 state, 4 cores. Arm in STANDBYWFI/WFE	5, 6

Notes:

- 1. Power for VDD only
- 2. Typical power assumes Dhrystone running with activity factor of 80%
- 3. Typical power based on nominal process distribution for this device
- 4. PW15 power savings with 1 core. Maximum savings would be N times, where N is the number of used cores
- 5. SWLPM20 has all platform clocks disabled
- 6. SWLPM20 power saving with all the 4 cores in STANDBYWFI/WFE

3.6 I/O power dissipation

This table provides the estimated I/O power numbers for each block: DDR, PCI Express, IFC, Ethernet controller, SGMII, eSDHC, USB, eSPI, DUART, IIC, SATA and GPIO. Note that these numbers are based on design estimates only.

Table 15. I/O power supply estimated values

Interface	Parameter	Symbol	Typical	Maximum	Unit	Note
DDR3L	1600 MT/s data rate	G1VDD (1.35 V)	630	1250	mW	1, 2, 6
DDR4	1600 MT/s data rate	G1VDD (1.2 V)	490	990	mW	1, 8, 9
PCI Express	x1, 2.5 GT/s	X1VDD (1.35 V)	80	86	mW	1, 4, 7
	x2, 2.5 GT/s		132	137		

Table continues on the next page...

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Table 15. I/O power supply estimated values (continued)

Interface	Parameter	Symbol	Typical	Maximum	Unit	Note
	x4, 2.5 GT/s		237	242		
	x1, 5 GT/s		80	86		
	x2, 5 GT/s		133	138		
	x4, 5 GT/s		239	244		
SGMII	x1, 1.25 GBaud	X1VDD (1.35 V)	77	82	mW	1, 4, 7
	x2, 1.25 GBaud		127	136		
	x3, 1.25 GBaud		177	186		
	x4, 1.25 GBaud		227	235		
	x1, 3.125 GBaud		80	85		
	x2, 3.125 GBaud		132	140		
QSGMII	x1, 5 GBaud	X1VDD (1.35 V)	80	85	mW	1, 4, 7
KFI	x1, 10 GBaud	X1VDD (1.35 V)	81	87	mW	1, 4, 7
SATA (per port)	3.0 GBaud	X1VDD (1.35 V)	73	78	mW	1, 4, 7
	6.0 GBaud		74	79		
FC	16-bit, 100 MHz	OVDD (1.8 V)	60	84	mW	1, 3, 7
EC1	RGMII	LVDD (2.5 V)	24	71	mW	1, 3, 7
	RGMII	LVDD (1.8 V)	17	42	mW	1, 3, 7
EC2	RGMII	LVDD (2.5 V)	24	71	mW	1, 3, 7
	RGMII	LVDD (1.8 V)	17	42		
eSDHC		EVDD (3.3 V)	19	39	mW	1, 3, 7
		EVDD (1.8 V)	19	42		
JSB1, USB2, USB3		USB_HVDD (3.3 V)	138	201	mW	1, 3, 7
		USB_SVDD (1.0 V)	111	153		
		USB_SDVDD (1.0 V)	12	24		
SPI		OVDD (1.8 V)	8	14	mW	1, 3, 7
2C		DVDD (3.3 V)	17	18	mW	1, 3, 7
		DVDD (1.8 V)	9	9		
DUART		DVDD (3.3 V)	18	23	mW	1, 3, 7
		DVDD (1.8 V)	9	10		
EEE1588		LVDD (2.5 V)	14	34	mW	1, 3, 7
		LVDD (1.8 V)	10	21		
QΕ		DVDD (3.3 V)	39	79	mW	1, 3, 7
		DVDD (1.8 V)	19	31		
GPIO	x8	3.3 V	5	8	mW	1, 3, 5, 7
		2.5 V	4	7		,, 5, 5, 7
		1.8 V	3	5		
System Control		OVDD (1.8 V)	16	17	mW	1, 3, 7

Table continues on the next page...

Table 15. I/O power supply estimated values (continued)

Interface	Parameter	Symbol	Typical	Maximum	Unit	Note
PLL core and system (per PLL)		AVDD_CGA1, AVDD_CGA2, AVDD_PLAT (1.8 V)	30	30	mW	1, 3, 7
PLL DDR		AVDD_D1 (1.8 V)	30	40	mW	1, 3, 7
PLL SerDes		AVDD_SD1_PLL1, AVDD_SD1_PLL2 (1.35 V)	50	50	mW	1, 3, 7
TA_PROG_SFP		PROG_SFP (1.8 V)	173	-	mW	1, 10
TH_VDD		TH_VDD (1.8 V)	18	-	mW	1
QSPI		OVDD (1.8 V)	2	5	mW	1
JTAG + DFT		OVDD (1.8 V)	10	15	mW	1

- 1. The typical values are estimates and based on simulations at nominal recommended voltage for the I/O power supply and assuming at 65° C junction temperature.
- 2. Typical DDR power numbers are based on 2 Rank DIMM with 40% utilization.
- 3. Assuming 15 pF total capacitance load per pin.
- 4. The total power numbers of X1VDD is dependent on customer application use case. This table lists all the SerDes configurations possible for the device. To get the X1VDD power numbers, the user should add the combined lanes to match to the total SerDes Lanes used, not simply multiply the power numbers by the number of lanes.
- 5. GPIOs are supported on OV_{DD}, LV_{DD}, DV_{DD}, TV_{DD} and EV_{DD} power rails.
- 6. Maximum DDR3L/DDR4 power numbers are based on 2 Ranks DIMM with 100% utilization.
- 7. The maximum values are dependent on actual use case such as what application, external components used, environmental conditions such as temperature voltage and frequency. This is not intended to be the maximum guaranteed power. Expect different results depending on the use case. The maximum values are estimated and they are based on simulations at 105°C junction temperature.
- 8. Typical DDR4 power numbers are based on single Rank DIMM with 40% utilization.
- 9. Maximum DDR4 power numbers are based on single Rank DIMM with 100% utilization.
- 10. The max power requirement is during programming. No active power beyond leakage levels should be drawn and the supply must be grounded when not programming.

3.7 Power-on ramp rate

This section describes the AC electrical specifications for the power-on ramp rate requirements. Controlling the maximum power-on ramp rate is required to avoid excess in-rush current.

This table provides the power supply ramp rate specifications.

Table 16. Power supply ramp rate

Parameter	Min	Max	Unit	Notes
Required ramp rate for all voltage supplies (including $OV_{DD}/DV_{DD}/G1V_{DD}/S1V_{DD}/X1V_{DD}/LV_{DD}/EV_{DD}/TV_{DD}$ all core and platform V_{DD} supplies, Dn_MV_{REF} , TA_PROG_SFP , and all AV_{DD} supplies.)		25	V/ms	1, 2
Required ramp rate for TA_PROG_SFP		25	V/ms	1,2
Required ramp rate for USB_HVDD		26.7	V/ms	1,2

Notes:

- 1. Ramp rate is specified as a linear ramp from 10% to 90%. If non-linear (for example, exponential), the maximum rate of change from 200 mV to 500 mV is the most critical as this range might falsely trigger the ESD circuitry.
- 2. Over full recommended operating temperature range. See Table 5.

3.8 Input clocks

3.8.1 System clock (SYSCLK)

This section describes the system clock DC electrical characteristics and AC timing specifications.

3.8.1.1 SYSCLK DC electrical characteristics

This table provides the SYSCLK DC characteristics.

Table 17. SYSCLK DC electrical characteristics³

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input high voltage	V _{IH}	1.2	_	_	V	1
Input low voltage	V _{IL}	_	_	0.6	V	1
Input capacitance	C _{IN}	_	7	12	pF	_
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD)}	I _{IN}	_	_	± 50	μΑ	2

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 5.
- 2. At recommended operating conditions with $OV_{DD} = 1.8 \text{ V}$. See Table 5.

3.8.1.2 SYSCLK AC timing specifications

This table provides the SYSCLK AC timing specifications.

Table 18. SYSCLK AC timing specifications⁶

Parameter/condition	Symbol	Min	Тур	Max	Unit	Notes
SYSCLK frequency	f _{SYSCLK}	64.0	_	100.0	MHz	1, 4, 5
SYSCLK cycle time	t _{SYSCLK}	10.0	_	15.6	ns	1
SYSCLK duty cycle	t _{KHK} /t _{SYSCLK}	40	_	60	%	1
SYSCLK slew rate	_	1	_	4	V/ns	2
SYSCLK peak period jitter	_	_	_	± 150	ps	_
SYSCLK jitter phase noise at -56 dBc	_	_	_	500	kHz	3
AC Input Swing Limits at 1.8 V OV _{DD}	ΔV _{AC}	1.08	_	1.8	V	_

- Measured at the rising edge and/or the falling edge at OV_{DD}/2.
- 2. Slew rate as measured from 0.35 x OV_{DD} to 0.65 x OV_{DD}.
- 3. Phase noise is calculated as FFT of TIE jitter.
- 4. The 64 MHz SYSCLK reference frequency support is specifically for QE requirements. It provides support for profibus for Industrial markets.
- 5. The 100 MHz reference frequency is needed if USB is used. The reference clock to USB PHY is selectable between SYSCLK or DIFF_SYSCLK/DIF_SYSCLK_B. The selected clock must meet the clock specifications as mentioned in USB 3.0 reference clock requirements.
- 6. At recommended operating conditions with $OV_{DD} = 1.8 \text{ V}$. See Table 5.

3.8.2 **Spread-spectrum sources**

Spread-spectrum clock sources are an increasingly popular way to control electromagnetic interference emissions (EMI) by spreading the emitted noise to a wider spectrum and reducing the peak noise magnitude in order to meet industry and government requirements. These clock sources intentionally add long-term jitter to diffuse the EMI spectral content.

The jitter specification given in this table considers short-term (cycle-to-cycle) jitter only. The clock generator's cycle-to-cycle output jitter should meet the chip's input cycle-tocycle jitter requirement.

Frequency modulation and spread are separate concerns; the chip is compatible with spread-spectrum sources if the recommendations listed in this table are observed.

Table 19. Spread-spectrum clock source recommendations³

Parameter	Min	Max	Unit	Notes
Frequency modulation	_	60	kHz	_
Frequency spread	_	1.0	%	1, 2
Notes:				

Table 19. Spread-spectrum clock source recommendations³

Parameter	Min	Max	Unit	Notes
-----------	-----	-----	------	-------

- 1. SYSCLK frequencies that result from frequency spreading and the resulting core frequency must meet the minimum and maximum specifications given in Table 18.
- 2. Maximum spread-spectrum frequency may not result in exceeding any maximum operating frequency of the device.
- 3. At recommended operating conditions with OVDD = 1.8 V. See Table 5.

CAUTION

The processor's minimum and maximum SYSCLK and core/platform/DDR frequencies must not be exceeded, regardless of the type of clock source. Therefore, systems in which the processor is operated at its maximum rated core/platform/DDR frequency should use only down-spreading to avoid violating the stated limits.

3.8.3 Real-time clock timing (RTC)

The real-time clock timing (RTC) input is sampled by the platform clock. The output of the sampling latch is then used as an input to the Watchdog, Flextimer, 1588 Timer and snvs unit; there is no need for jitter specification. The minimum period of the RTC signal should be greater than or equal to 16x the period of the platform clock with a 50% duty cycle. There is no minimum RTC frequency; RTC may be pulled to ground, if not needed.

3.8.4 Gigabit Ethernet reference clock timing

This table provides the Ethernet gigabit reference clock DC electrical characteristics with $LV_{DD} = 1.8 \text{ V}$.

Table 20. ECn_GTX_CLK125 DC electrical characteristics (LVDD = 1.8 V)¹

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input high voltage	V _{IH}	1.2	_	_	V	2
Input low voltage	V _{IL}	_	_	0.6	V	2
Input capacitance	C _{IN}	_	_	6	pF	_
Input current (V _{IN} = 0 V or V _{IN} = LV _{DD})	I _{IN}	_	_	± 50	μΑ	3

Notes:

- 1. For recommended operating conditions, refer to table Table 5.
- 2. The min V_{IL} and max V_{IH} values are based on the respective min and max V_{IN} values found in Table 5.
- 3. The symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 5.

This table provides the Ethernet gigabit reference clock DC electrical characteristics with $LV_{DD} = 2.5 \text{ V}.$

Table 21. ECn_GTX_CLK125 DC electrical characteristics (LVDD = 2.5 V)¹

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input high voltage	V _{IH}	1.7	_	_	V	2
Input low voltage	V _{IL}	_	_	0.7	V	2
Input capacitance	C _{IN}	_	_	6	pF	_
Input current (V _{IN} = 0 V or V _{IN} = LV _{DD})	I _{IN}	_	_	± 50	μΑ	3

Notes:

- 1. For recommended operating conditions, refer to table Table 5.
- 2. The min V_{IL} and max V_{IH} values are based on the respective min and max V_{IN} values found in Table 5.
- 3. The symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 5.

This table provides the Ethernet gigabit reference clock AC timing specifications.

Table 22. ECn_GTX_CLK125 AC timing specifications 1,4

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
ECn_GTX_CLK125 frequency	f _{G125}	125 - 100 ppm	125	125 + 100 ppm	MHz	_
ECn_GTX_CLK125 cycle time	t _{G125}		8		ns	_
ECn_GTX_CLK125 rise and fall time	t _{G125R} /t _{G125F}	_	_	0.75	ns	2
ECn_GTX_CLK125 duty cycle	t _{G125H} /t _{G125}	40	_	60	%	4
1000Base-T for RGMII						

Notes:

- 1. At recommended operating conditions with $LV_{DD} = 1.8V/2.5V$. See Table 5.
- 2. Rise and fall times for ECn_GTX_CLK125 are measured from 20% to 80% LV_{DD}
- 4. ECn_GTX_CLK125 is used to generate the GTX clock for the Ethernet transmitter. See RGMII AC timing specifications for duty cycle for the 10Base-T and 100Base-T reference clocks.

3.8.5 DDR clock (DDRCLK)

This section provides the DDRCLK DC electrical characteristics and AC timing specifications.

3.8.5.1 **DDRCLK DC electrical characteristics**

This table provides the DDRCLK DC electrical characteristics.

Table 23. DDRCLK DC electrical characteristics³

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input high voltage	V _{IH}	1.2	_	_	V	1
Input low voltage	V _{IL}	_	_	0.6	V	1
Input capacitance	C _{IN}	_	7	12	pF	_
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD)}	I _{IN}	_	_	± 50	μΑ	2

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 5.
- 2. The symbol OV_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 5.
- 3. At recommended operating conditions with $OV_{DD} = 1.8 \text{ V}$. see Table 5.

3.8.5.2 DDRCLK AC timing specifications

This table provides the DDRCLK AC timing specifications.

Table 24. DDRCLK AC timing specifications⁵

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Notes
DDRCLK frequency	f _{DDRCLK}	64.0	_	100.0	MHz	1, 2
DDRCLK cycle time	t _{DDRCLK}	10	_	15.6	ns	1, 2
DDRCLK duty cycle	t _{KHK} /t _{DDRCLK}	40	_	60	%	2
DDRCLK slew rate	_	1	_	4	V/ns	3
DDRCLK peak period jitter	_	_	_	± 150	ps	_
DDRCLK jitter phase noise at -56 dBc	_	_	_	500	kHz	4
AC Input Swing Limits at 1.8 V OV _{DD}	ΔV _{AC}	1.08	_	1.8	V	_

Notes:

- 1. **Caution:** The relevant clock ratio settings must be chosen such that the resulting DDRCLK frequencies do not exceed their respective maximum or minimum operating frequencies.
- 2. Measured at the rising edge and/or the falling edge at OV_{DD}/2.
- 3. Slew rate as measured from 0.35 x OV_{DD} to 0.65 x OV_{DD} .
- 4. Phase noise is calculated as FFT of TIE jitter.
- 5. At recommended operating conditions with $OV_{DD} = 1.8V$. See Table 5.

3.8.6 Differential system clock (DIFF_SYSCLK/DIFF_SYSCLK_B) timing specifications

Single Source clocking mode requires single onboard oscillator to provide reference clock input to Differential System clock pair (DIFF_SYSCLK/DIFF_SYSCLK_B).

This Differential clock pair input provides clock to Core, Platform, DDR and USB PLL's

is Differential clock pair input provides clock to core, I lationii, DDK and OSD I

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

NXP Semiconductors

This figure shows a receiver reference diagram of the Differential System clock.




Figure 15. LVDS receiver

This section provides the differential system clock DC and AC timing specifications.

3.8.6.1 Differential system clock DC timing characteristics

The Differential System clock receiver voltage requirements are as specified in the Recommended operating conditions table.

The Differential system clock can also be single-ended. For this, DIFF_SYSCLK_B should be connected to OV_{DD}/2.

This table provides the differential system clock (DIFF_SYSCLK/DIFF_SYSCLK_B) DC specifications.

Table 25. Differential system clock DC electrical characteristics¹

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input differential voltage swing	V _{id}	100	-	600	mV	2
Input common mode voltage	V _{icm}	50	-	1570	mV	-
Power supply current	I _{cc}	-	-	5	mA	-
Input capacitance	C _{in}	1.45	1.5	1.55	pF	-

Note:

This figure shows the differential system clock (DIFF_SYSCLK) input DC specifications.

^{1.} At recommended operating conditions with $OV_{DD} = 1.8 \text{ V}$, see Table 5 for details.

^{2.} Input differential voltage swing (Vid) specified is equal to |VDIFF_SYSCLK_P - VDIFF_SYSCLK_N|




Figure 16. DIFF_SYSCLK input DC requirements (external DC-coupled)

3.8.6.2 Differential system clock AC timing specifications

Spread Spectrum clocking is not supported on Differential System clock pair input.

This table provides the differential system clock (DIFF_SYSCLK/DIFF_SYSCLK_B) AC specifications.

Parameter	Symbol	Min	Typical	Max	Unit	Notes
DIFF_SYSCLK/DIFF_SYSCLK_B frequency range	t _{DIFF_SYSCLK}	-	100	-	MHz	-
DIFF_SYSCLK/DIFF_SYSCLK_B frequency tolerance	t _{DIFF_TOL}	-300	-	+300	ppm	-
Duty cycle	t _{DIFF_DUTY}	40	50	60	%	-
Clock period jitter (peak to peak)	t _{DIFF_TJ}	-	-	100	ps	1

Table 26. Differential system clock AC electrical characteristics¹

Note:

- 1. This is evaluated with supply noise profile at +/- 5% sine wave
- 2. At recommended operating conditions with OV_{DD} = 1.8 V, see Table 5
- 3. The 100 MHz reference frequency is needed if USB is used. The reference clock to USB PHY is selectable between SYSCLK or DIFF_SYSCLK/DIF_SYSCLK_B. The selected clock must meet the clock specifications as mentioned in USB 3.0 reference clock requirements.

3.8.7 Other input clocks

A description of the overall clocking of this device is available in the chip reference manual in the form of a clock subsystem block diagram. For information about the input clock requirements of functional modules sourced external of the chip, such as SerDes, Ethernet management, eSDHC, and IFC, see the specific interface section.

RESET initialization 3.9

This table provides the AC timing specifications for the RESET initialization timing.

Table 27. RESET Initialization timing specifications

Parameter/Condition	Min	Max	Unit	Notes
Required assertion time of PORESET_B after all power rails are stable	1	_	ms	1
Required input assertion time of HRESET_B	32	_	SYSCLKs	2, 3
Maximum rise/fall time of HRESET_B	_	10	SYSCLK	4,5
Maximum rise/fall time of PORESET_B	_	1	SYSCLK	4,6
Input setup time for POR configs (other than cfg_eng_use0) with respect to negation of PORESET_B	4	_	SYSCLKs	2, 7
Input hold time for all POR configs with respect to negation of PORESET_B	2	_	SYSCLKs	2
Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of PORESET_B	_	5	SYSCLKs	2

Notes:

- 1. PORESET_B must be driven asserted before the core and platform power supplies are powered up.
- 2. SYSCLK is the primary clock input for the chip.
- 3. The device asserts HRESET_B as an output when PORESET_B is asserted to initiate the power-on reset process. The device releases HRESET B sometime after PORESET B is deasserted. The exact sequencing of HRESET B deassertion is documented in the reference manual's "Power-on Reset Sequence" section.
- 4. The system/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is quaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.
- 5. For HRESET_B the rise/fall time should not exceed 10 SYSCLKs. Rise time refers to signal transitions from 20% to 70% of OVDD. Fall time refers to transitions from 70% to 20% of OVDD.
- 6. For PORESET_B the rise/fall time should not exceed 1 SYSCLK. Rise time refers to signal transitions from 20% to 70% of OVDD. Fall time refers to transitions from 70% to 20% of OVDD.
- 7. For proper clock selection, terminate cfg_eng_use0 with a pull up or pull down of 4.7 kΩ to ensure that the signal will have a valid state as soon as the IO voltage reaches its operating condition.

DDR4 and DDR3L SDRAM controller 3.10

This section describes the DC and AC electrical specifications for the DDR4 and DDR3L SDRAM controller interface. Note that the required G1V_{DD}(typ) voltage is 1.2 V when interfacing to DDR4 SDRAM and the G1V_{DD}(typ) voltage is 1.35 V when interfacing to DDR3L SDRAM.

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019 NXP Semiconductors 121

3.10.1 DDR4 and DDR3L SDRAM interface DC electrical characteristics

This table provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR3L SDRAM.

Table 28. DDR3L SDRAM interface DC electrical characteristics (G1V_{DD} = 1.35 V)^{1, 9}

Parameter	Symbol	Min	Max	Unit	Note
I/O reference voltage	D1_MV _{REF}	0.49 x G1V _{DD}	0.51 x G1V _{DD}	V	2, 3, 4
Input high voltage	V _{IH}	D1_MV _{REF} + 0.090	G1V _{DD}	V	5
Input low voltage	V _{IL}	GND	D1_MV _{REF} - 0.090	V	5
Output high current (V _{OUT} = 0.641V)	Іон	-	-23.3	mA	7, 8
Output low current (V _{OUT} =0.641 V)	I _{OL}	23.3	-	mA	7, 8
I/O leakage current	l _{OZ}	-165	165	μΑ	6

Notes:

- 1. G1V_{DD} is expected to be within 50 mV of the DRAM's voltage supply at all times. The voltage supply of DRAM and memory controller may or may not be from the same source.
- 2. D1_MV_{REF} is expected to be equal to 0.5 x G1V_{DD} and to track G1V_{DD} DC variations as measured at the receiver. Peakto-peak noise on D1_MV_{REF} may not exceed the D1_MV_{REF} DC level by more than ±1% of G1V_{DD} (that is, ±13.5mV).
- 3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made, and it is expected to be equal to D1_MV_{RFF} with a min value of D1_MV_{RFF} - 0.04 and a max value of D1_MV_{RFF} + 0.04. V_{TT} should track variations in the DC level of D1_MV_{REF}.
- 4. The voltage regulator for D1_MV_{REF} must meet the specifications listed below in table "Current draw characteristics for D1 MVREF1".
- 5. Input capacitance load for DQ, DQS, and DQS_B are available in the IBIS models.
- 6. Output leakage is measured with all outputs disabled, $0 \text{ V} \leq \text{V}_{\text{OUT}} \leq \text{G1V}_{\text{DD}}$.
- 7. See the IBIS model for the complete output IV curve characteristics.
- 8. I_{OH} and I_{OL} are measured at $G1V_{DD} = 1.282 \text{ V}$.
- 9. For recommended operating conditions, refer to Table 5.

This table provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR4 SDRAM.

Table 29. DDR4 SDRAM interface DC electrical characteristics (G1V_{DD} = 1.2 V)^{1, 8}

Parameter	Symbol	Min	Max	Unit	Note
Input low	V _{IL}	-	0.7 x G1V _{DD} - 0.175	V	1, 3, 7
Input high	V _{IH}	0.7 x G1V _{DD} + 0.175	-	V	1, 3, 7
Output high current (V _{OUT} = 0.57V)	I _{ОН}	-	-20.7	mA	4, 5
Output low current (V _{OUT} =0.57V)	I _{OL}	20.7	-	mA	4, 5
I/O leakage current	I _{OZ}	-165	165	μΑ	6

Table continues on the next page...

123

Table 29. DDR4 SDRAM interface DC electrical characteristics $(G1V_{DD} = 1.2 \text{ V})^{1,8}$ (continued)

Parameter Symbol	Min	Max	Unit	Note
------------------	-----	-----	------	------

Notes:

- 1. G1V_{DD} is expected to be within 60 mV of the DRAM's voltage supply at all times. The DRAM's and memory controller's voltage supply may or may not be from the same source.
- 2. V_{TT} and VREFCA are applied directly to the DRAM device. Both VTT and VREFCA voltages must track G1VDD/2.
- 3. Input capacitance load for MDQ, MDQS, and MDQS_B are available in the IBIS models.
- 4. I_{OH} and I_{OL} are measured at $G1V_{DD} = 1.14 \text{ V}$.
- 5. Refer to the IBIS model for the complete output IV curve characteristics.
- 6. Output leakage is measured with all outputs disabled, $0 \text{ V} \leq \text{V}_{OUT} \leq \text{G1V}_{DD}$.
- 7. Internal Vref for data must be set to 0.7 x G1V_{DD}.
- 8. For recommended operating conditions, refer to Table 5.

This table provides the current draw characteristics for D1_MV_{REF}.

Table 30. Current draw characteristics for D1_MV_{REF}¹

Parameter	Symbol	Min	Max	Unit	Notes
Current draw for DDR3L SDRAM for D1_MV _{REF}	I _{D1_MVREF}	-	500	μΑ	-

Note:

1. For recommended operating conditions, refer to Table 5.

3.10.2 DDR4 and DDR3L SDRAM interface AC timing specifications

This section provides the AC timing specifications for the DDR SDRAM controller interface. The DDR controller supports DDR4 and DDR3L memories. Note that the required G1V_{DD}(typ) voltage is 1.2 V when interfacing to DDR4 SDRAM. The required G1V_{DD}(typ) voltage is 1.35 V when interfacing to DDR3L SDRAM.

DDR4 and DDR3L SDRAM interface input AC timing 3.10.2.1 specifications

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR3L SDRAM.

Table 31. DDR3L SDRAM interface input AC timing specifications¹

Par	ameter	Symbol	Min	Max	Unit	Notes
AC input low voltage	> 1200 MT/s data rate	V _{ILAC}	-	D1_MVREF- 0.135	٧	-
	≤ 1200 MT/s data rate			D1_MVREF- 0.160		
AC input high voltage	> 1200 MT/s data rate	V _{IHAC}	D1_MVREF+ 0.135	-	٧	-
	≤ 1200 MT/s data rate		D1_MVREF+ 0.160			
Notes:		•			'	

^{1.} For recommended operating conditions, see Table 5.

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR4 SDRAM.

Table 32. DDR4 SDRAM interface input AC timing specifications¹

Para	ameter	Symbol	Min	Max	Unit	Notes
AC input low voltage	≤ 1600 MT/s data rate	V _{ILAC}	-	0.7 x G1VDD - 0.175	V	-
AC input high voltage	≤ 1600 MT/s data rate	V _{IHAC}	0.7 x G1VDD + 0.175	-	V	-

Notes:

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR3L and DDR4 SDRAM.

Table 33. DDR4 and DDR3L SDRAM interface input AC timing specifications³

Parameter	Symbol	Min	Max	Unit	Notes
Controller Skew for MDQS-MDQ/MECC	t _{CISKEW}			ps	
1600 MT/s data rate		-112	112		1
1300 MT/s data rate		-125	125		1
1200 MT/s data rate		-142	142		1, 4
1000 MT/s data rate		-170	170		1, 4
Tolerated Skew for MDQS-MDQ/MECC	t _{DISKEW}			ps	
1600 MT/s data rate		-200	200		2
1300 MT/s data rate		-250	250		2
1200 MT/s data rate		-275	275		2, 4
1000 MT/s data rate		-300	300		2, 4

^{1.} t_{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is captured with MDQS[n]. This must be subtracted from the total timing budget.

^{1.} For recommended operating conditions, see Table 5.

^{2.} The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t_{DISKEW} . This can be determined by the following equation: $t_{DISKEW} = \pm (T \div 4 - abs(t_{CISKEW}))$ where T is the clock period and $abs(t_{CISKEW})$ is the absolute value of t_{CISKEW} .

Table 33. DDR4 and DDR3L SDRAM interface input AC timing specifications³

Parameter	Symbol	Min	Max	Unit	Notes
3. For recommended operating conditions, see	Table 5.				
4. DDR3L only					

This figure shows the DDR4 and DDR3L SDRAM interface input timing diagram.




Figure 17. DDR4 and DDR3L SDRAM Interface Input Timing Diagram

3.10.2.2 DDR4 and DDR3L SDRAM interface output AC timing specifications

This table provides the output AC timing targets for the DDR4 and DDR3L SDRAM interface.

Table 34. DDR4 and DDR3L SDRAM interface output AC timing specifications⁸

Para	meter	Symbol ¹	Min	Max	Unit	Notes
MCK[n] cycle time		t _{MCK}	1250	2000	ps	2
ADDR/CMD/CNTL output setup with	1600 MT/s data rate	t _{DDKHAS}	495	_	ps	3
respect to MCK	1300 MT/s data rate		606	_		
	1200 MT/s data rate		675	_		3, 6

Table continues on the next page...

Table 34. DDR4 and DDR3L SDRAM interface output AC timing specifications8 (continued)

Para	meter	Symbol ¹	Min	Max	Unit	Notes
	1000 MT/s data rate		744			3, 6
ADDR/CMD/CNTL output hold with	1600 MT/s data rate	t _{DDKHAX}	495	_	ps	3
respect to MCK	1300 MT/s data rate		606	_		
	1200 MT/s data rate		675	_		3, 6
	1000 MT/s data rate		744			3, 6
MCK to MDQS Skew		t _{DDKHMH}	-245	245	ps	4, 7
≥ 1000 MT/s data rate rate	e, ≤ 1600 MT/s data					
MDQ/MECC/MDM output Data eye	1600 MT/s data rate	t _{DDKXDEYE} ,	400		ps	5
	1300 MT/s data rate		500			
	1200 MT/s data rate		550	_		5, 6
	1000 MT/s data rate		600	_		5, 6
MDQS preamble	<u> </u>	t _{DDKHMP}	0.9 x t _{MCK}	_	ps	_
MDQS postamble		t _{DDKHME}	0.4 x t _{MCK}	0.6 x t _{MCK}	ps	_

Notes:

- 1. The symbols used for timing specifications follow these patterns: $t_{\text{(first two letters of functional block)(signal)(state)}}$ for inputs and $t_{\text{(first two letters of functional block)(reference)(state)(signal)(state)}}$ for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time.
- 2. All MCK/MCK_B and MDQS/MDQS_B referenced measurements are made from the crossing of the two signals.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK_B, MCS_B, and MDQ/MECC/MDM/MDQS.
- 4. Note that t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t_{DDKHMH} can be modified through control of the MDQS override bits (called WR_DATA_DELAY) in the TIMING_CFG_2 register. This is typically set to the same delay as in DDR_SDRAM_CLK_CNTL[CLK_ADJUST]. The timing parameters listed in the table assume that these two parameters have been set to the same adjustment value. See the chip reference manual for a description and explanation of the timing modifications enabled by the use of these bits.
- 5. Available eye for data (MDQ), ECC (MECC), and data mask (MDM) outputs at the pin of the processor. Memory controller will center the strobe (MDQS) in the available data eye at the DRAM (end point) during the initialization.
- 6. DDR3L only.
- 7. Note that it is required to program the start value of the MDQS adjust for write leveling.
- 8. For recommended operating conditions, refer to Table 5.

127

NOTE

For the ADDR/CMD setup and hold specifications in Table 34, it is assumed that the clock control register is set to adjust the memory clocks by ½ applied cycle.

This figure shows the DDR4 and DDR3L SDRAM interface output timing for the MCK to MDQS skew measurement (t_{DDKHMH}).




Figure 18. t_{DDKHMH} timing diagram

This figure shows the DDR4 and DDR3L SDRAM output timing diagram.




Figure 19. DDR4 and DDR3L output timing diagram

3.11 Ethernet interface, Ethernet management interface, IEEE Std 1588[™]

This section describes the DC and AC electrical characteristics for the Ethernet controller, Ethernet management, and IEEE Std 1588 interfaces.

3.11.1 SGMII interface

Each SGMII port features a 4-wire AC-coupled serial link from the SerDes interface of the chip, as shown in Figure 20, where C_{TX} is the external (on board) AC-coupled capacitor. Each SerDes transmitter differential pair features $100-\Omega$ output impedance. Each input of the SerDes receiver differential pair features $50-\Omega$ on-die termination to GNDn. The reference circuit of the SerDes transmitter and receiver is shown in Figure 95.

3.11.1.1 SGMII clocking requirements for SD1_REF_CLK*n*_P and SD1_REF_CLK*n*_N

When operating in SGMII mode, the EC*n*_GTX_CLK125 clock is not required for this port. Instead, a SerDes reference clock is required on SD1_REF_CLK[1:2]_P and SD1_REF_CLK[1:2]_N pins. SerDes lanes may be used for SerDes SGMII configurations based on the RCW Configuration field SRDS_PRTCL.

For more information on these specifications, see SerDes reference clocks.

3.11.1.2 SGMII DC electrical characteristics

This section describes the electrical characteristics for the SGMII interface.

3.11.1.2.1 SGMII and SGMII 2.5G transmit DC specifications

This table describes the SGMII SerDes transmitter AC-coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs (SD1_TX*n*_P and SD1_TX*n*_N) as shown in Figure 21.

Table 35	SGMII DC transmitter electrical characteristics (X1V _{DD} = 1.35 V)	4
i abie 55.	Jamin Do transmitter electrical characteristics (XTV)) - 1.55 V)	

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Output high voltage	V _{OH}	-	-	1.5 x V _{OD} -max	mV	1
Output low voltage	V _{OL}	V _{OD} -min/2	-	-	mV	1
Output differential voltage ^{2, 3, 5}	V _{OD}	320	500.0	725.0	mV	LNmTECR0[AMP_RED]=0b0000 00
(XV _{DD-Typ} at 1.35 V)		293.8	459.0	665.6		LNmTECR0[AMP_RED]=0b0000 01
		266.9	417.0	604.7		LNmTECR0[AMP_RED]=0b0000
		240.6	376.0	545.2		LNmTECR0[AMP_RED]=0b0000 10
		213.1	333.0	482.9		LNmTECR0[AMP_RED]=0b0001 10
		186.9	292.0	423.4		LNmTECR0[AMP_RED]=0b0001 11
		160.0	250.0	362.5		LNmTECR0[AMP_RED]=0b0100 00
Output impedance (differential)	R _O	80	100	120	Ω	-

Notes:

- 1. This does not align to DC-coupled SGMII.
- 2. $|V_{OD}| = |V_{SD TXn P} V_{SD TXn N}|$. $|V_{OD}|$ is also referred to as output differential peak voltage. $V_{TX-DIFFp-p} = 2 \times |V_{OD}|$.
- 3. The $|V_{OD}|$ value shown in the Typ column is based on the condition of XVDD_SRDSn-Typ = 1.35 V, no common mode offset variation. SerDes transmitter is terminated with 100- Ω differential load between SDn_TXn_P and SDn_TXn_N.

Table 35. SGMII DC transmitter electrical characteristics (X1V_{DD} = 1.35 V)⁴

Parameter	Symbol	Min	Тур	Max	Unit	Notes
4 For recommended one	erating cond	ditions see Table	5			

This figure shows an example of a 4-wire AC-coupled SGMII serial link connection.




Figure 20. 4-wire AC-coupled SGMII serial link connection example

This figure shows the SGMII transmitter DC measurement circuit.

^{5.} Example amplitude reduction setting for SGMII on lane A: LNATECR0[AMP_RED] = 0b0000001 for an output differential voltage of 459 mV typical.




Figure 21. SGMII transmitter DC measurement circuit

This table defines the SGMII 2.5G transmitter DC electrical characteristics for 3.125 GBaud.

Table 36. SGMII 2.5G transmitter DC electrical characteristics (X1V_{DD} = 1.35 V)¹

Parameter	Symbol	Min	Typical	Max	Unit	Notes		
Output differential voltage	V _{OD}	400	-	600	mV	-		
Output impedance (differential)	R _O	80	100	120	Ω	-		
Notes:								
1. For recommended operating conditions, see Table 5.								

3.11.1.2.2 SGMII and SGMII 2.5G DC receiver electrical characteristics

This table lists the SGMII DC receiver electrical characteristics. Source synchronous clocking is not supported. Clock is recovered from the data.

Table 37. SGMII DC receiver electrical characteristics $(S1V_{DD})^4$

Parameter		Symbol	Min	Тур	Max	Unit	Notes
DC input voltage range		-	N/A		-	-	1
Input differential voltage	REIDL_TH = 001	V _{RX_DIFFp-p}	100	-	1200	mV	2, 5
	REIDL_TH = 100		175	-			
Loss of signal threshold	REIDL_TH = 001	V _{LOS}	30	-	100	mV	3, 5
	REIDL_TH = 100		65	-	175		

Table continues on the next page...

Table 37. SGMII DC receiver electrical characteristics (S1V_{DD})⁴ (continued)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Receiver differential input impedance	Z _{RX_DIFF}	80	-	120	Ω	-

- 1. Input must be externally AC coupled.
- 2. $V_{RX\ DIFFp-p}$ is also referred to as peak-to-peak input differential voltage.
- 3. The concept of this parameter is equivalent to the electrical idle detect threshold parameter in PCI Express. See PCI Express DC physical layer receiver specifications, and PCI Express AC physical layer receiver specifications, for further explanation.
- 4. For recommended operating conditions, see Table 5.
- 5. The REIDL_TH shown in the table refers to the chip's SRDSxLNmGCR1[REIDL_TH] bit field.

This table defines the SGMII 2.5G receiver DC electrical characteristics for 3.125 GBaud.

Table 38. SGMII 2.5G receiver DC timing specifications (S1V_{DD})¹

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input differential voltage	V _{RX_DIFFp-p}	200	-	1200	mV	-
Loss of signal threshold	V _{LOS}	75	-	200	mV	-
Receiver differential input impedance	Z _{RX_DIFF}	80	-	120	Ω	-

Notes:

3.11.1.3 SGMII AC timing specifications

This section describes the AC timing specifications for the SGMII interface.

3.11.1.3.1 SGMII and SGMII 2.5G transmit AC timing specifications

This table provides the SGMII and SGMII 2.5G transmit AC timing specifications. A source synchronous clock is not supported. The AC timing specifications do not include RefClk jitter.

Table 39. SGMII transmit AC timing specifications⁴

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Deterministic jitter	JD	-	-	0.17	UI p-p	-
Total jitter	JT	-	-	0.35	UI p-p	2
Unit Interval: 1.25 GBaud (SGMII)	UI	800 - 100 ppm	800	800 + 100 ppm	ps	1
Unit Interval: 3.125 GBaud (2.5G SGMII])	UI	320 - 100 ppm	320	320 + 100 ppm	ps	1

Table continues on the next page...

^{1.} For recommended operating conditions, see Table 5.

Table 39. SGMII transmit AC timing specifications⁴ (continued)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
AC coupling capacitor	C _{TX}	10	-	200	nF	3

- 1. Each UI is 800 ps \pm 100 ppm or 320 ps \pm 100 ppm.
- 2. See Figure 23 for single frequency sinusoidal jitter measurements.
- 3. The external AC coupling capacitor is required. It is recommended that it be placed near the device transmitter output.
- 4. For recommended operating conditions, see Table 5.

3.11.1.3.2 SGMII AC measurement details

Transmitter and receiver AC characteristics are measured at the transmitter outputs (SDn_TXn_P) and SDn_TXn_N or at the receiver inputs (SDn_RXn_P) and SDn_RXn_N respectively, as shown in this figure.




Figure 22. SGMII AC test/measurement load

3.11.1.3.3 SGMII and SGMII 2.5G receiver AC timing Specification

This table provides the SGMII and SGMII 2.5G receiver AC timing specifications. The AC timing specifications do not include RefClk jitter. Source synchronous clocking is not supported. Clock is recovered from the data.

Table 40. SGMII Receive AC timing specifications³

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Deterministic jitter tolerance	J_D	-	-	0.37	UI p-p	1
Combined deterministic and random jitter tolerance	J_{DR}	-	-	0.55	UI p-p	1

Table continues on the next page...

Table 40. SGMII Receive AC timing specifications³ (continued)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Total jitter tolerance	J _T	-	-	0.65	UI p-p	1, 2
Bit error ratio	BER	-	-	10 ⁻¹²	-	-
Unit Interval: 1.25 GBaud (SGMII)	UI	800 - 100 ppm	800	800 + 100 ppm	ps	1
Unit Interval: 3.125 GBaud (2.5G SGMII])	UI	320 - 100 ppm	320	320 + 100 ppm	ps	1

- 1. Measured at receiver
- 2. Total jitter is composed of three components: deterministic jitter, random jitter, and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of the figure given below. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.
- 3. For recommended operating conditions, see Table 5.

The sinusoidal jitter in the total jitter tolerance may have any amplitude and frequency in the unshaded region of this figure.




Figure 23. Single-frequency sinusoidal jitter limits

3.11.2 QSGMII interface

This section describes the QSGMII clocking and its DC and AC electrical characteristics.

3.11.2.1 QSGMII clocking requirements for SD1_REF_CLK*n*_P and SD1_REF_CLK*n*_N

For more information on these specifications, see SerDes reference clocks.

3.11.2.2 QSGMII DC electrical characteristics

This section discusses the electrical characteristics for the QSGMII interface.

3.11.2.2.1 QSGMII transmitter DC specifications

This table describes the QSGMII SerDes transmitter AC-coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs $(SDn_TXn$ and $SDn_TXn_B)$.

Table 41. QSGMII DC transmitter electrical characteristics $(X1V_{DD} = 1.35V)^{1}$

Parameter	Symbol	Min	Тур	Max	Unit	Notes		
Output differential voltage	V _{DIFF}	400	-	900	mV	-		
Differential resistance	T _{RD}	80	100	120	Ω	-		
Notes:								
1. For recommended operating co	nditions, see Tab	le 5.						

3.11.2.2.2 QSGMII DC receiver electrical characteristics

This table defines the OSGMII receiver DC electrical characteristics.

Table 42. QSGMII receiver DC timing specifications (S1V_{DD})¹

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input differential voltage	V _{DIFF}	100	-	900	mV	-
Differential resistance	R _{RDIN}	80	100	120	Ω	-
Notes:	·					
1. For recommended operating c	onditions, see Table	5.				

3.11.2.3 QSGMII AC timing specifications

This section discusses the AC timing specifications for the QSGMII interface.

3.11.2.3.1 QSGMII transmit AC timing specifications

This table provides the QSGMII transmitter AC timing specifications.

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Table 43. QSGMII transmit AC timing specifications¹

Parameter	Symbol	Symbol Min		Max	Unit	Notes
Transmitter baud rate	T _{BAUD}	5.000 - 100 ppm	5.000	5.000 + 100 ppm	Gb/s	-
Uncorrelated high probability jitter	T _{UHPJ}	-	-	0.15	UI p-p	-
Total jitter tolerance	J _T	-	-	0.30	UI p-p	-

Notes:

3.11.2.3.2 QSGMII receiver AC timing Specification

This table provides the QSGMII receiver AC timing specifications.

Table 44. QSGMII receive AC timing specifications²

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Receiver baud rate	R _{BAUD}	5.000 - 100 ppm	5.000	5.000 + 100 ppm	Gb/s	-
Uncorrelated bounded high probability jitter	R _{DJ}	-	-	0.15	UI p-p	-
Correlated bounded high probability jitter	R _{CBHPJ}	-	-	0.30	UI p-p	1
Bounded high probability jitter	R _{BHPJ}	-	-	0.45	UI p-p	-
Sinusoidal jitter, maximum	R _{SJ-max}	-	-	5.00	UI p-p	-
Sinusoidal jitter, high frequency	R _{SJ-hf}	-	-	0.05	UI p-p	-
Total jitter (does not include sinusoidal jitter)	R _{Tj}	-	-	0.60	UI p-p	-

Notes:

The sinusoidal jitter may have any amplitude and frequency in the unshaded region of this figure.

^{1.} For recommended operating conditions, see Table 5.

^{1.} The jitter (R_{CBHPJ}) and amplitude have to be correlated, for example, by a PCB trace.

^{2.} For recommended operating conditions, see Table 5.




Figure 24. QSGMII single-frequency sinusoidal jitter limits

3.11.3 XFI interface

This section describes the XFI clocking requirements and its DC and AC electrical characteristics.

XFI clocking requirements for SD1_REF_CLKn_P and 3.11.3.1 SD1 REF CLKn N

Only SerDes PLL1 (SD1_REF_CLK1_P and SD1_REF_CLK1_N) is allowed be used for XFI configurations based on the RCW Configuration field SRDS_PRTCL.

For more information on these specifications, see SerDes reference clocks.

3.11.3.2 XFI DC electrical characteristics

This section describes the DC electrical characteristics for XFI.

XFI transmitter DC electrical characteristics 3.11.3.2.1

This table defines the XFI transmitter DC electrical characteristics.

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019 **NXP Semiconductors** 137

Table 45. XFI transmitter DC electrical characteristics $(XV_{DD} = 1.35V)^{1}$

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Output differential voltage	V _{TX-DIFF}	360	-	770	mV	LNmTECR 0[AMP_RE D]= 0b000111
De-emphasized differential output voltage (ratio)	V _{TX-DE-} RATIO-1.14dB	0.6	1.1	1.6	dB	LNmTECR 0[RATIO_P ST1Q]= 0b00011
De-emphasized differential output voltage (ratio)	V _{TX-DE-} RATIO-3.5dB	3	3.5	4	dB	LNmTECR 0[RATIO_P ST1Q]= 0b01000
De-emphasized differential output voltage (ratio)	V _{TX-DE-} RATIO-4.66dB	4.1	4.6	5.1	dB	LNmTECR 0[RATIO_P ST1Q]= 0b01010
De-emphasized differential output voltage (ratio)	V _{TX-DE-} RATIO-6.0dB	5.5	6.0	6.5	dB	LNmTECR 0[RATIO_P ST1Q]= 0b01100
De-emphasized differential output voltage (ratio)	V _{TX-DE-} RATIO-9.5dB	9	9.5	10	dB	LNmTECR 0[RATIO_P ST1Q]= 0b10000
Differential resistance	T _{RD}	80	100	120	Ω	-
Notes:	1	1	1	1	1	

3.11.3.2.2 XFI receiver DC electrical characteristics

This table defines the XFI receiver DC electrical characteristics.

Table 46. XFI receiver DC electrical characteristics (S1V_{DD})²

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input differential voltage	V _{RX-DIFF}	110	-	1050	mV	1
Differential resistance	R _{RD}	80	100	120	Ω	-

^{1.} Measured at receiver

^{1.} For recommended operating conditions, see Table 5.

^{2.} For recommended operating conditions, see Table 5.

3.11.3.3 XFI AC timing specifications

This section describes the AC timing specifications for XFI.

3.11.3.3.1 XFI transmitter AC timing specifications

This table defines the XFI transmitter AC timing specifications. RefClk jitter is not included.

Table 47. XFI transmitter AC timing specifications¹

Parameter	Symbol	Min	Typical	Max	Unit
Transmitter baud rate	T _{BAUD}	10.3125 - 100ppm	10.3125	10.3125 + 100ppm	Gb/s
Unit Interval	UI	-	96.96	-	ps
Deterministic jitter	D_J	-	-	0.15	UI p-p
Total jitter	TJ	-	-	0.30	UI p-p
Notes:	•	•	•	•	•

^{1.} For recommended operating conditions, see Table 5.

3.11.3.3.2 XFI receiver AC timing specifications

This table defines the XFI receiver AC timing specifications. RefClk jitter is not included.

Table 48. XFI receiver AC timing specifications³

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Receiver baud rate	R _{BAUD}	10.3125 - 100ppm	10.3125	10.3125 + 100ppm	Gb/s	-
Unit Interval	UI	-	96.96	-	ps	-
Total non-EQJ jitter	T _{NON-EQJ}	-	-	0.45	UI p-p	1
Total jitter tolerance	TJ	-	-	0.65	UI p-p	1, 2

^{1.} The total jitter (T_J) consists of Random Jitter (R_J) , Duty Cycle Distortion (DCD), Periodic Jitter (P_J) , and Inter symbol Interference (ISI). Non-EQJ jitter can include duty cycle distortion (DCD), random jitter (R_J) , and periodic jitter (P_J) . Non-EQJ jitter is uncorrelated to the primary data stream with exception of the DCD and so cannot be equalized by the receiver under test. It can exhibit a wide spectrum. Non - EQJ = T_J - ISI = R_J + DCD + P_J

This figure shows the sinusoidal jitter tolerance of XFI receiver.

^{2.} The XFI channel has a loss budget of 9.6 dB @5.5GHz. The channel loss including connector @ 5.5GHz is 6dB. The channel crosstalk and reflection margin is 3.6dB. Manual tuning of TX Equalization and amplitude will be required for performance optimization.

^{3.} For recommended operating conditions, see Table 5.




Figure 25. XFI host receiver input sinusoidal jitter tolerance

3.11.4 1000Base-KX interface

This section discusses the electrical characteristics for the 1000Base-KX. Only ACcoupled operation is supported.

3.11.4.1 1000Base-KX DC electrical characteristics

3.11.4.1.1 1000Base-KX Transmitter DC Specifications

This table describes the 1000Base-KX SerDes transmitter DC specification at TP1 per IEEE Std 802.3ap-2007. Transmitter DC characteristics are measured at the transmitter outputs (SD1_TXn_P and SD1_TXn_N).

141

Table 49. 1000Base-KX Transmitter DC Specifications

Parameter	Symbols	Min	Тур	Max	Units	Notes
Output differential voltage	V _{TX-DIFFp-p}	800	-	1600	mV	1
Differential resistance	T _{RD}	80	100	120	ohm	-

Notes:

- 1. SRDSxLNmTECR0[AMP_RED]=00_0000.
- 2. For recommended operating conditions, see Table 5.

3.11.4.1.2 1000Base-KX Receiver DC Specifications

Table below provides the 1000Base-KX receiver DC timing specifications.

Table 50. 1000Base-KX Receiver DC Specifications

Parameter	Symbols	Min	Typical	Max	Units	Notes
Input differential voltage	V _{RX-DIFFp-p}	-	-	1600	mV	1
Differential resistance	T _{RDIN}	80	-	120	ohm	-

Notes:

3.11.4.2 1000Base-KX AC electrical characteristics

3.11.4.2.1 1000Base-KX Transmitter AC Specifications

Table below provides the 1000Base-KX transmitter AC specification.

Table 51. 1000Base-KX Transmitter AC Specifications

Parameter	Symbols	Min	Typical	Max	Units	Notes
Baud Rate	T _{BAUD}	1.25-100ppm	1.25	1.25+100pp m	Gb/s	-
Uncorrelated High Probability Jitter/ Random Jitter	$T_{UHPJ}T_{RJ}$	-	-	0.15	UI p-p	-
Deterministic Jitter	T _{DJ}	-	-	0.10	UI p-p	-
Total Jitter	T _{TJ}	-	-	0.25	UI p-p	1

Notes:

- 1. Total jitter is specified at a BER of 10⁻¹².
- 2. For recommended operating conditions, see Table 5.

^{1.} For recommended operating conditions, see Table 5.

3.11.4.2.2 1000Base-KX Receiver AC Specifications

Table below provides the 1000Base-KX receiver AC specification with parameters guided by IEEE Std 802.3ap-2007.

Table 52. 1000Base-KX Receiver AC Specifications

Parameter	Symbols	Min	Typical	Max	Units	Notes
Receiver Baud Rate	T _{BAUD}	1.25-100ppm	1.25	1.25+100pp m	Gb/s	-
Random Jitter	R _{RJ}	-	-	0.15	UI p-p	1
Sinusoidal Jitter, maximum	R _{SJ-max}	-	-	0.10	UI p-p	2
Total Jitter	R _{TJ}	-	-	See Note 3	UI p-p	2

Notes:

- 1. Random jitter is specified at a BER of 10⁻¹².
- 2. The receiver interference tolerance level of this parameter shall be measured as described in Annex 69A of the IEEE Std 802.3ap-2007.
- 3. Per IEEE 802.3ap-clause 70.
- 4. The AC specifications do not include Refclk jitter.
- 5. For recommended operating conditions, see Table 5.

3.11.5 RGMII electrical specifications

This section describes the electrical characteristics for the RGMII interface.

3.11.5.1 RGMII DC electrical characteristics

This table provides the DC electrical characteristics for the RGMII interface at $LV_{DD} = 2.5 \text{ V}$.

Table 53. RGMII DC electrical characteristics $(LV_{DD} = 2.5 \text{ V})^4$

Parameters	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.70	_	V	1
Input low voltage	V _{IL}	_	0.70	V	1
Input current (LV _{IN} =0 V or LV _{IN} = LV _{DD})	I _{IN}	_	±50	μΑ	2, 3
Output high voltage (LV _{DD} = min,I _{OH} = -1.0 mA)	V _{OH}	2.00	_	V	3
Output low voltage (LV _{DD} = min, I _{OL} = 1.0 mA)	V _{OL}	_	0.4	V	3

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 5.
- 2. The symbol LV_{IN}, in this case, represents the LV_{IN} symbol referenced in Table 5.

143

Table 53. RGMII DC electrical characteristics $(LV_{DD} = 2.5 \text{ V})^4$

Parameters	Symbol	Min	Max	ax Unit	Notes
3. The symbol LV_{DD} , in this case, represents the LV_{DD} and	nd symbol refe	renced in Table 5			
4. For recommended operating conditions, see Table 5.					

This table provides the DC electrical characteristics for the RGMII interface at $LV_{DD} = 1.8 \text{ V}$.

Table 54. RGMII DC electrical characteristics $(LV_{DD} = 1.8 \text{ V})^4$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.2	_	V	1
Input low voltage	V _{IL}	_	0.6	V	1
Input current (LV _{IN} = 0 V or LV _{IN} = LV _{DD})	I _{IN}	_	±50	μΑ	2, 3
Output high voltage (LV _{DD} = min, I _{OH} = -0.5 mA)	V _{OH}	1.35	_	V	3
Output low voltage (LV _{DD} = min, I_{OL} = 0.5 mA)	V _{OL}	_	0.4	V	3

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the min and max LV_{IN} values found in Table 5.
- 2. The symbol LV_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 5.
- 3. The symbol LV_{DD} , in this case, represents the LV_{DD} symbol referenced in Table 5.
- 4. For recommended operating conditions, see Table 5.

3.11.5.2 RGMII AC timing specifications

This table provides the RGMII AC timing specifications.

Table 55. RGMII AC timing specifications (LV_{DD} = $2.5/1.8 \text{ V})^8$

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit	Notes
Data to clock output skew (at transmitter)	t _{SKRGT_TX}	-500	0	500	ps	7
Data to clock input skew (at receiver)	t _{SKRGT_RX}	1.0	_	2.6	ns	2, 8
Clock period duration	t _{RGT}	7.2	8.0	8.8	ns	3
Duty cycle for 10BASE-T and 100BASE-TX	t _{RGTH} /t _{RGT}	40	50	60	%	3, 4
Duty cycle for Gigabit	t _{RGTH} /t _{RGT}	45	50	55	%	_
Rise time (20%-80%)	t _{RGTR}	_	_	0.75	ns	5, 6
Fall time (20%-80%)	t _{RGTF}	_	_	0.75	ns	5, 6

Notes:

^{1.} In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII timing. Note that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).

Table 55. RGMII AC timing specifications (LV_{DD} = $2.5/1.8 \text{ V})^8$

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit	Notes	
TI: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							

- 2. This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns is added to the associated clock signal. Many PHY vendors already incorporate the necessary delay inside their device. If so, additional PCB delay is probably not needed.
- 3. For 10 and 100 Mbps, t_{RGT} scales to 400 ns \pm 40 ns and 40 ns \pm 4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned between.
- 5. Applies to inputs and outputs.
- 6. The system/board must be designed to ensure this input requirement to the chip is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.
- 7. The frequency of ECn_RX_CLK (input) should not exceed the frequency of ECn_GTX_CLK (output) by more than 300 ppm.
- 8. For 10/100 Mbps, the max value is unspecified.
- 9. For recommended operating conditions, see Table 5.

This figure shows the RGMII AC timing and multiplexing diagrams.




Figure 26. RGMII AC timing and multiplexing diagrams

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Warning

NXP guarantees timings generated from the MAC. Board designers must ensure delays needed at the PHY or the MAC.

3.11.6 Ethernet management interface (EMI)

This section describes the electrical characteristics for the Ethernet Management Interface (EMI) interface.

Both the interfaces (EMI1 and EMI2) interface timing is compatible with IEEE Std 802.3TM clause 22.

3.11.6.1 Ethernet management interface 1 (EMI1)

This section describes the electrical characteristics for the EMI1 interface.

The EMI1 interface timing is compatible with IEEE Std 802.3[™] clause 22.

3.11.6.1.1 EMI1 DC electrical characteristics

This section describes the DC electrical characteristics for EMI1_MDIO and EMI1_MDC. The pins are available on LV_{DD}. For operating voltages, see Table 5.

This table provides the EMI1 DC electrical characteristics when $LV_{DD} = 2.5 \text{ V}$.

Parameters	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.70	_	V	1
Input low voltage	V _{IL}	_	0.70	V	1
Input current (LV _{IN} = 0 or LV _{IN} = LV _{DD})	I _{IN}	_	±50	μΑ	2, 3
Output high voltage (LV _{DD} = min, I _{OH} = -1.0 mA)	V _{OH}	2.00	_	V	_
Output low voltage (LV _{DD} = min, I _{OL} = 1.0 mA)	V _{OL}	_	0.40	V	_

Table 56. EMI1 DC electrical characteristics (LV_{DD} = 2.5 V)⁴

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the LV_{IN} symbols referenced in Table 5.
- 3. The symbol LV_{DD} , in this case, represents the LV_{DD} symbols referenced in Table 5.
- 4. For recommended operating conditions, see Table 5.

This table provides the EMI1 DC electrical characteristics when $LV_{DD} = 1.8 \text{ V}$.

Electrical characteristics

Table 57. EMI1 DC electrical characteristics (LV_{DD} = 1.8 V)⁴

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.2	_	V	1
Input low voltage	V _{IL}	_	0.6	V	1
Input current (LV _{IN} = 0 V or LV _{IN} = LV _{DD})	I _{IN}	_	±50	μΑ	2, 3
Output high voltage (LV _{DD} = min, I _{OH} = -0.5 mA)	V _{OH}	1.35	_	V	3
Output low voltage (LV _{DD} = min, I _{OL} = 0.5 mA)	V _{OL}	_	0.4	V	3

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the min and max LV_{IN} respective values found in Table 5.
- 2. The symbol LV_{IN} represents the LV_{IN} symbols referenced in Table 5.
- 3. The symbol LV_{DD} , in this case, represents the LV_{DD} symbols referenced in Table 5.
- 4. For recommended operating conditions, see Table 5.

3.11.6.1.2 EMI1 AC timing specifications

This table provides the EMI1 AC timing specifications.

Table 58. EMI1 AC timing specifications⁶

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit	Notes
MDC frequency	f _{MDC}	_	_	2.5	MHz	2
MDC clock pulse width high	t _{MDCH}	160	_	_	ns	_
MDC to MDIO delay	t _{MDKHDX}	((Y+5) x t _{enet_clk}) - 4.8	_	((Y+5) x t _{enet_clk}) + 4.6	ns	3, 4, 5
MDIO to MDC setup time	t _{MDDVKH}	8	_	_	ns	_
MDIO to MDC hold time	t _{MDDXKH}	2.75	_	_	ns	6

Notes:

- 1. The symbols used for timing specifications follow these patterns: $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)}$ for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time.
- 2. This parameter is dependent on the Ethernet clock frequency. The MDIO_CFG [MDIO_CLK_DIV] field determines the clock frequency of the MgmtClk Clock EC_MDC.
- 3. This parameter is dependent on the Ethernet clock frequency. The delay is equal to 5 Ethernet clock periods +4.6 ns/-4.8 ns. For example, with an Ethernet clock of 400 MHz, the min/max delay is 12.5 ns +4.6 ns/-4.8 ns.
- 4. t_{enet_clk} is the Ethernet clock period (Frame Manager clock period).
- 5. Y is the value programmed to adjust hold time by MDIO_CFG[MDIO_HOLD].
- 6. For more details, see the application note titled QorlQ LS1043A Design Checklist (document AN5012).
- 7. For recommended operating conditions, see Table 5.

This figure shows the Ethernet management interface 1 timing diagram




Figure 27. Ethernet management interface 1 timing diagram

3.11.6.2 Ethernet management interface 2 (EMI2)

This section describes the electrical characteristics for the EMI2 interface.

The EMI2 interface timing is compatible with IEEE Std 802.3[™] clause 45.

3.11.6.2.1 EMI2 DC electrical characteristics

This section describes the DC electrical characteristics for EMI2_MDIO and EMI2_MDC. The pins are available on TV_{DD} . For operating voltages, see Table 5.

This table provides the EMI2 DC electrical characteristics when $TV_{DD} = 2.5 \text{ V}$.

Parameters Symbol Min Unit Max **Notes** ٧ Input high voltage V_{IH} $0.7 \times TV_{DD}$ Input low voltage V_{IL} $0.2 \times TV_{DD}$ ٧ Input current $(TV_{IN} = 0 \text{ or } \overline{TV_{IN} = T}\overline{V_{DD}})$ ±50 μΑ 2.3 I_{IN} Output high voltage (TV_{DD} = min, I_{OH} = -1.0 mA) V V_{OH} 2.00 ٧ Output low voltage (TV_{DD} = min, I_{OL} = 1.0 mA) V_{OL} 0.4

Table 59. EMI2 DC electrical characteristics $(TV_{DD} = 2.5 \text{ V})^4$

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max TV_{IN} values found in Table 5.
- 2. The symbol V_{IN}, in this case, represents the TV_{IN} symbols referenced in Recommended operating conditions.
- 3. The symbol TV_{DD}, in this case, represents the TV_{DD} symbols referenced in Recommended operating conditions.
- 4. For recommended operating conditions, see Table 5.

This table provides the EMI2 DC electrical characteristics when $TV_{DD} = 1.8 \text{ V}$.

Table 60. EMI2 DC electrical characteristics $(TV_{DD} = 1.8 \text{ V})^4$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x TV _{DD}	_	V	1
Input low voltage	V _{IL}	_	0.2 x TV _{DD}	V	1
Input current (TV _{IN} = 0 V or TV _{IN} = TV _{DD})	I _{IN}	_	±50	μΑ	2, 3
Output high voltage (TV _{DD} = min, I _{OH} = -0.5 mA)	V _{OH}	1.35	_	V	3
Output low voltage (TV _{DD} = min, I _{OL} = 0.5 mA)	V _{OL}	_	0.4	V	3

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the min and max TV_{IN} respective values found in Table 5.
- 2. The symbol TV_{IN} represents the TV_{IN} symbols referenced in Recommended operating conditions.
- 3. The symbol TV_{DD} , in this case, represents the TV_{DD} symbols referenced in Recommended operating conditions.
- 4. For recommended operating conditions, see Table 5.

This table provides the EMI2 DC electrical characteristics when $TV_{DD} = 1.2 \text{ V}$.

Table 61. EMI2 DC electrical characteristics (TV_{DD} = 1.2 V) 4

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x TV _{DD}	_	V	_
Input low voltage	V _{IL}	_	0.2 x TV _{DD}	V	_
Output low current (V _{OL} = 0.2 V)	I _{OL}	4		mA	_
Output high voltage (TV _{DD} = min, I _{OH} = -100uA)	V _{OH}	1.0	_	V	_
Output low voltage (TV _{DD} = min, I _{OL} = 100 uA)	V _{OL}	_	0.2	V	_
Input Capacitance	C _{IN}	_	10	pF	_

Notes:

3.11.6.2.2 EMI2 AC timing specifications

This table provides the EMI2 AC timing specifications.

Table 62. EMI2 AC timing specifications at 2.5 MHz⁷

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit	Notes
MDC frequency	f _{MDC}	_	_	2.5	MHz	2
MDC clock pulse width high	t _{MDCH}	160	_	_	ns	_
MDC to MDIO delay	t _{MDKHDX}	(5 x t _{enet_clk}) - 115	_	(5 x t _{enet_clk}) + 115	ns	3, 4
MDIO to MDC setup time	t _{MDDVKH}	90	_	_	ns	6
MDIO to MDC hold time	t _{MDDXKH}	2.75	_	_	ns	5

Table continues on the next page...

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

^{1.} For recommended operating conditions, see Table 5.

Table 62. EMI2 AC timing specifications at 2.5 MHz⁷ (continued)

Parameter/Condition Symbol ¹ Min	Тур	Max	Unit	Notes
---	-----	-----	------	-------

Notes:

- 1. The symbols used for timing specifications follow these patterns: $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time.
- 2. This parameter is dependent on the Ethernet clock frequency. The MDIO_CFG [MDIO_CLK_DIV] field determines the clock frequency of the MgmtClk Clock EC_MDC.
- 3. This parameter is dependent on the Ethernet clock frequency. The delay is equal to 5 Ethernet clock periods ± 115 ns. Note that the reference is measured from falling edge of the clock.
- 4. t_{enet clk} is the Ethernet clock period (Frame Manager clock period).
- 5. For more details, see the application note titled LS1043A Design Checklist (document AN5012).
- 6. The setup time t_{MDDVKH} is measured at
- a) 470pf load @ 1.2 V in open-drain configuration.
- b) 300pf load @ 1.2 V in push-pull configuration.
- 7. For recommended operating conditions, see Table 5

This table provides the EMI2 AC timing specifications.

Table 63. EMI2 AC timing specifications at 10 MHz $(TV_{DD} = 1.2V)^8$

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit	Notes
MDC frequency	f _{MDC}	_	_	10	MHz	2
MDC clock pulse width high	t _{MDCH}	35	_	_	ns	_
MDC to MDIO delay	t _{MDKHDX}	(5 x t _{enet_clk}) - 30	_	(5 x t _{enet_clk}) + 20	ns	3, 4
MDIO to MDC setup time	t _{MDDVKH}	30	_	_	ns	6
MDIO to MDC hold time	t _{MDDXKH}	2.75	_	_	ns	5

Notes:

- 1. The symbols used for timing specifications follow these patterns: $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)}$ for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time.
- 2. This parameter is dependent on the Ethernet clock frequency. The MDIO_CFG [MDIO_CLK_DIV] field determines the clock frequency of the MgmtClk Clock EC_MDC.
- 3. This parameter is dependent on the Ethernet clock frequency. The delay is equal to 5 Ethernet clock periods \pm 115 ns. Note that the reference is measured from falling edge of the clock.
- 4. t_{enet clk} is the Ethernet clock period (Frame Manager clock period).
- 5. For more details, see the application note titled LS1043A Design Checklist (document AN5012).
- 6. The setup time t_{MDDVKH} is measured at 75pf load.
- 7. Valid for open-drain and push-pull configuration.
- 8. For recommended operating conditions, see Table 5

Electrical characteristics

This figure shows the Ethernet management interface 2 timing diagram




Figure 28. Ethernet management interface 2 timing diagram

IEEE 1588 electrical specifications

IEEE 1588 DC electrical characteristics 3.11.7.1

This table provides the IEEE 1588 DC electrical characteristics when operating at $LV_{DD} = 2.5 \text{ V supply.}$

Table 64: TEEE 1300 BO electrical characteristics(EVDD = 2.5 V)										
Parameters	Symbol	Min	Max	Unit						
Input high voltage	V _{IH}	1.70	_	V						
Input low voltage	V _{IL}	_	0.70	V						

 I_{IN}

 V_{OH}

 V_{OL}

2.00

Table 64. IEEE 1588 DC electrical characteristics $(LV_{DD} = 2.5 \text{ V})^3$

Notes

1

2

μΑ

٧

V

±50

0.40

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 5.
- 2. The symbol LV_{IN}, in this case, represents the LV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

Input current (LV_{IN}= 0 V or LV_{IN}= LV_{DD})

Output high voltage (LV_{DD} = min, I_{OH} = -1.0 mA)

Output low voltage (LV_{DD} = min, I_{OL} = 1.0 mA)

This table provides the IEEE 1588 DC electrical characteristics when operating at $LV_{DD} = 1.8 \text{ V supply.}$

Table 65. IEEE 1588 DC electrical characteristics(LV_{DD} = 1.8 V)³

Parameters	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.2	_	V	1
Input low voltage	V _{IL}	_	0.6	V	1
Input current (LV _{IN} = 0 V or LV _{IN} = LV _{DD})	I _{IN}	_	±50	μΑ	2
Output high voltage (LV _{DD} = min, I _{OH} = -0.5 mA)	V _{OH}	1.35	_	٧	_
Output low voltage (LV _{DD} = min, I _{OL} = 0.5 mA)	V _{OL}	_	0.40	V	_

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 5.
- 2. The symbol LV_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

3.11.7.2 IEEE 1588 AC timing specifications

This table provides the IEEE 1588 AC timing specifications.


Table 66. IEEE 1588 AC timing specifications⁵

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Notes
TSEC_1588_CLK_IN clock period	t _{T1588CLK}	5.0	_	T _{RX_CLK} x 7	ns	1, 3
TSEC_1588_CLK_IN duty cycle	t _{T1588CLKH} / t _{T1588CLK}	40	50	60	%	2
TSEC_1588_CLK_IN peak-to-peak jitter	t _{T1588CLKINJ}	_	_	250	ps	_
Rise time TSEC_1588_CLK_IN (20%-80%)	t _{T1588CLKINR}	1.0	_	2.0	ns	_
Fall time TSEC_1588_CLK_IN (80%-20%)	t _{T1588CLKINF}	1.0	_	2.0	ns	_
TSEC_1588_CLK_OUT clock period	t _{T1588CLKOUT}	5.0	_	_	ns	4
TSEC_1588_CLK_OUT duty cycle	t _{T1588CLKOTH} / t _{T1588CLKOUT}	30	50	70	%	_
TSEC_1588_PULSE_OUT1/2,	t _{T1588OV}	0.5	_	3.0	ns	_
TSEC_1588_ALARM_OUT1/2						
TSEC_1588_TRIG_IN1/2 pulse width	t _{T1588TRIGH}	2 x t _{T1588CLK_MAX}	_	_	ns	3
	·		_	<u> </u>	-	•

Notes:

- 1. T_{RX_CLK} is the maximum clock period of the ethernet receiving clock selected by TMR_CTRL[CKSEL]. See the chip reference manual for a description of TMR_CTRL registers.
- 2. This needs to be at least two times the clock period of the clock selected by TMR_CTRL[CKSEL]. See the chip reference manual for a description of TMR_CTRL registers.
- 3. The maximum value of $t_{T1588CLK}$ is not only defined by the value of t_{RX_CLK} , but also defined by the recovered clock. For example, for t_{RX_CLK} will be 2800, 280, and 56 ns, respectively.
- 4. There are three input clock sources for 1588: TSEC_1588_CLK_IN, RTC, and MAC clock / 2. When using TSEC_1588_CLK_IN, the minimum clock period is 2 x $t_{T1588CLK}$.
- 5. For recommended operating conditions, see Table 5.

This figure shows the data and command output AC timing diagram.



Note: The output delay is counted starting at the rising edge if t_{T1588CLKOUT} is non-inverting. Otherwise, it is counted starting at the falling edge.

Figure 29. IEEE 1588 output AC timing

This figure shows the data and command input AC timing diagram.




Figure 30. IEEE 1588 input AC timing

3.12 QUICC engine specifications

The rise/fall time on QUICC engine block input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of V_{DD} . Fall time refers to transitions from 90% to 10% of V_{DD} .

3.12.1 HDLC interface

This section describes the DC and AC electrical specifications for the high-level data link control (HDLC) interface.

3.12.1.1 HDLC and Synchronous UART DC electrical characteristics

This table provides the DC electrical characteristics for the HDLC and Synchronous UART protocols when $DV_{DD} = 3.3 \text{ V}$.

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Table 67. HDLC and Synchronous UART DC electrical characteristics (DV_{DD} = 3.3 V)³

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x DV _{DD}	_	V	1
Input low voltage	V _{IL}	_	0.2 x DV _{DD}	V	1
Input current (V _{IN} = 0 V or V _{IN} = DV _{DD})	I _{IN}	_	±50	μΑ	2
Output high voltage (DV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (DV _{DD} = min, I _{OH} = 2 mA)	V _{OL}	_	0.4	V	_

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the input voltage of the supply referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

This table provides the DC electrical characteristics for the HDLC and Synchronous UART protocols when $DV_{DD} = 1.8 \text{ V}$.

Table 68. HDLC and Synchronous UART DC electrical characteristics (DV_{DD} = 1.8 V)³

Parameter	Symbol	Min Max		Unit	Notes
Input high voltage	V _{IH}	0.7 x DV _{DD}	_	V	1
Input low voltage	V _{IL}	_	0.2 x DV _{DD}	V	1
Input current (V _{IN} = 0 V or V _{IN} = DV _{DD})	I _{IN}	_	±50	μΑ	2
Output high voltage (DV _{DD} = min, I _{OH} = -0.5 mA)	V _{OH}	1.35	_	V	_
Output low voltage (DV _{DD} = min, I _{OH} = 0.5 mA)	V _{OL}	_	0.4	V	_

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 5.
- 2. The symbol V_{IN}, in this case, represents the input voltage of the supply referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

3.12.1.2 HDLC and Synchronous UART AC timing specifications

This table provides the input and output AC timing specifications for HDLC and Synchornous UART protocols.

Table 69. HDLC AC timing specifications²

Parameter	Symbol	Min	Max	Unit	Notes
Outputs-Internal clock delay	t _{HIKHOV}	0	5.5	ns	1
Outputs-External clock delay	t _{HEKHOV}	1	10.5	ns	1
Outputs-Internal clock High Impedance	t _{HIKHOX}	0	5.5	ns	1
Outputs-External clock High Impedance	t _{HEKHOX}	1	8	ns	1
Inputs-Internal clock input setup time	t _{HIIVKH}	10	_	ns	_

Table continues on the next page...

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Table 69. HDLC AC timing specifications² (continued)

Parameter	Symbol	Min	Max	Unit	Notes
Inputs-External clock input setup time	t _{HEIVKH}	4	_	ns	_
Inputs-Internal clock input Hold time	t _{HIIXKH}	0	_	ns	_
Inputs-External clock input hold time	t _{HEIXKH}	1	_	ns	_

Notes:

- 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- 2. For recommended operating conditions, see Table 5.

This table provides the input and output AC timing specifications for the synchronous UART protocols.

Table 70. Synchronous UART AC timing specifications²

Parameter	Symbol	Min	Max	Unit	Notes
Outputs-Internal clock delay	t _{HIKHOV}	0	11	ns	1
Outputs-External clock delay	t _{HEKHOV}	1	14	ns	1
Outputs-Internal clock High Impedance	t _{HIKHOX}	0	11	ns	1
Outputs-External clock High Impedance	t _{HEKHOX}	1	14	ns	1
Inputs-Internal clock input setup time	t _{HIIVKH}	10	_	ns	_
Inputs-External clock input setup time	t _{HEIVKH}	8	_	ns	_
Inputs-Internal clock input Hold time	t _{HIIXKH}	0	_	ns	_
Inputs-External clock input hold time	t _{HEIXKH}	1	_	ns	_

Notes:

- 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- 2. For recommended operating conditions, see Table 5.

This figure shows the AC test load.





Figure 31. AC test load

155

These figures represent the AC timing from Table 69 and Table 70. Note that, although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.


This figure shows the timing with an external clock.



Note: The clock edge is selectable.

Figure 32. AC timing (external clock) diagram

This figure shows the timing with an internal clock.



Note: The clock edge is selectable.

Figure 33. AC timing (internal clock) diagram

3.12.2 Time-division-multiplexed and serial interface (TDM/SI)

This section describes the DC and AC electrical specifications for the TDM/SI.

3.12.2.1 TDM/SI DC electrical characteristics

This table provides the TDM/SI DC electrical characteristics when $DV_{DD} = 3.3 \text{ V}$.

Table 71. TDM/SI DC electrical characteristics $(DV_{DD} = 3.3 \text{ V})^3$

Parameter	Symbol	Min Max		Unit	Notes
Input high voltage	V _{IH}	0.7 x DV _{DD}	_	V	1
Input low voltage	V _{IL}	_	0.2 x DV _{DD}	V	1
Input current (V _{IN} = 0 V or V _{IN} = DV _{DD})	I _{IN}	_	±50	μΑ	2
Output high voltage (DV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (DV _{DD} = min, I _{OH} = 2 mA)	V _{OL}	_	0.4	V	_

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the input voltage of the supply referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

This table provides the TDM/SI DC electrical characteristics when $DV_{DD} = 1.8 \text{ V}$.

Table 72. TDM/SI DC electrical characteristics $(DV_{DD} = 1.8 \text{ V})^3$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x DV _{DD}	_	V	1
Input low voltage	V _{IL}	_	0.2 x DV _{DD}	V	1
Input current (V _{IN} = 0 V or V _{IN} = DV _{DD})	I _{IN}	_	±50	μA	2
Output high voltage (DV _{DD} = min, I _{OH} = -0.5 mA)	V _{OH}	1.35	_	V	_
Output low voltage (DV _{DD} = min, I _{OH} = 0.5 mA)	V _{OL}	_	0.4	V	_

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the input voltage of the supply referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

3.12.2.2 TDM/SI AC timing specifications

This table provides the TDM/SI input and output AC timing specifications.

Table 73. TDM/SI AC timing specifications ¹

Parameter	Symbol ¹	Min	Max	Unit
TDM/SI outputs-External clock delay	t _{SEKHOV}	2	12.75	ns
TDM/SI outputs-External clock High Impedance	t _{SEKHOX}	2	10	ns
TDM/SI inputs-External clock input setup time	t _{SEIVKH}	5	_	ns
TDM/SI inputs-External clock input hold time	t _{SEIXKH}	2	_	ns

Table continues on the next page...

157

Table 73. TDM/SI AC timing specifications ¹ (continued)

Parameter	Symbol ¹	Min	Max	Unit		
Notes:						
Notes: 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Time						
are measured at the pin.						

This figure shows the AC test load for the TDM/SI.





Figure 34. TDM/SI AC test load

This figure represents the AC timing from Table 73. Note that, although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

This figure shows the TDM/SI timing with an external clock.



Note: The clock edge is selectable on TDM/SI.

Figure 35. TDM/SI AC timing (external clock) diagram

Electrical characteristics

3.13 USB 3.0 interface

This section describes the DC and AC electrical specifications for the USB 3.0 interface.

3.13.1 USB 3.0 PHY transceiver supply DC voltage

This table provides the DC electrical characteristics for the USB 3.0 interface when operating at $USB_HV_{DD} = 3.3 \text{ V}$.

Table 74. USB 3.0 PHY transceiver supply DC voltage (USB_HV_{DD} = 3.3 V)³

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2.0	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Output high voltage (USB_HV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.8	_	V	_
Output low voltage (USB_HV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.3	V	_

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max USB_HV_{IN} values found in Table 5.
- 2. The symbol USB_HV $_{\rm IN}$, in this case, represents the USB_HV $_{\rm IN}$ symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

3.13.2 USB 3.0 DC electrical characteristics

This table provides the USB 3.0 transmitter DC electrical characteristics at package pins.

Table 75. USB 3.0 transmitter DC electrical characteristics¹

Characteristic	Symbol	Min	Nom	Max	Unit
Differential output voltage	V _{tx-diff-pp}	800	1000	1200	mV _{p-p}
Low power differential output voltage	V _{tx-diff-pp-low}	400	_	1200	mV _{p-p}
Tx de-emphasis	V _{tx-de-ratio}	3	_	4	dB
Differential impedance	Z _{diffTX}	72	100	120	Ohm
Tx common mode impedance	R _{TX-DC}	18	_	30	Ohm
Absolute DC common mode voltage between U1 and U0	T _{TX-CM-DC-} ACTIVEIDLE- DELTA	_	_	200	mV
DC electrical idle differential output voltage	V _{TX-IDLE-}	0	_	10	mV

Note:

1. For recommended operating conditions, see Table 5.

159

This table provides the USB 3.0 receiver DC electrical characteristics at the Rx package pins.

Table 76. USB 3.0 receiver DC electrical characteristics

Characteristic	Symbol	Min	Nom	Max	Unit	Notes
Differential Rx input impedance	R _{RX-DIFF-DC}	72	100	120	Ohm	_
Receiver DC common mode impedance	R _{RX-DC}	18	_	30	Ohm	_
DC input CM input impedance for V > 0 during reset or power down	ZRX- HIGH-IMP- DC	25 K	_	_	Ohm	_
LFPS detect threshold	VRX-IDLE- DET-DC- DIFF _{pp}	100	_	300	mV	1
Note:	•	•	•		•	•

USB 3.0 AC timing specifications 3.13.3

This table provides the USB 3.0 transmitter AC timing specifications at package pins.

Table 77. USB 3.0 transmitter AC timing specifications¹

Parameter	Symbol	Min	Nom	Max	Unit	Notes
Speed	_	_	5.0	_	Gb/s	_
Transmitter eye	t _{TX-Eye}	0.625	_	_	UI	_
Unit interval	UI	199.94	_	200.06	ps	2
AC coupling capacitor	AC coupling capacitor	75	_	200	nF	_

Note:

- 1. For recommended operating conditions, see Table 5.
- 2. UI does not account for SSC-caused variations.

This table provides the USB 3.0 receiver AC timing specifications at Rx package pins.

Table 78. USB 3.0 receiver AC timing specifications¹

Parameter	Symbol	Min	Nom	Max	Unit	Notes
Unit interval	UI	199.94	_	200.06	ps	2

Notes:

- 1. For recommended operating conditions, see Table 5.
- 2. UI does not account for SSC-caused variations.

^{1.} Below the minimum is noise. Must wake up above the maximum.

3.13.4 USB 3.0 reference clock requirements

USB 3.0 SSPHY needs a reference clock. There are two options for the reference clock: SYSCLK or DIFF_SYSCLK/DIFF_SYSCLK_B.

This table summarizes the requirements of the reference clock provided to the USB 3.0 SSPHY. 100 MHz reference clock is required with the following specifications:

Table 79. Reference clock requirements⁴

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Reference clock frequency offset	FREF_OFFSET	-300	_	300	ppm	_
Reference clock random jitter (RMS)	RMSJREF_CLK	_	_	3	ps	1, 2
Reference clock deterministic jitter	DJREF_CLK	_	_	150	ps	3

Notes:

- 1. 1.5 MHz to Nyquist frequency. For 100 MHz reference clock, the Nyquist frequency is 50 MHz.
- 2. The peak-to-peak Rj specification is calculated as 14.069 times the RMS Rj for 10-12 BER.
- 3. DJ across all frequencies.
- 4. SYSCLK or DIFF_SYSCLK/DIFF_SYSCLK_B must meet the clock specification mentioned in this table when used as a clock source for USB PHY.

3.13.5 USB 3.0 LFPS specifications

This table provides the key LFPS electrical specifications at the transmitter.

Table 80. LFPS electrical specifications at the transmitter

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Period	tPeriod	20	_	100	ns	_
Peak-to-peak differential amplitude	V _{TX-DIFF-PP-LFPS}	800	_	1200	mV	_
Low-power peak-to-peak differential amplitude	V _{TX-DIFF-PP-LFPS-LP}	400		600	mV	_
Rise/fall time	t _{RiseFall20-80}	_	_	4	ns	1
Duty cycle	Duty cycle	40	_	60	%	1

Note:

1. Measured at compliance TP1. See Figure 36 for details.

This figure shows the Tx normative setup with reference channel as per USB 3.0 specifications.

161



Figure 36. Tx normative setup

Integrated Flash Controller 3.14

This section describes the DC and AC electrical specifications for the integrated flash controller.

IFC DC electrical characteristics 3.14.1

This table provides the DC electrical characteristics for the IFC when operating at $OV_{DD} = 1.8 \text{ V}.$

Table 01. I	FC DC electi	ilcai cilalaci		v) -
Parameter	Symbol	Min	Max	
Input high voltage	VIH	1.2	_	V

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	1.2	_	V	1
Input low voltage	V _{IL}	_	0.6	V	1
Input current	I _{IN}	_	±50	μΑ	2
$(V_{IN} = 0 \text{ V or } V_{IN} = OV_{DD})$					
Output high voltage	V _{OH}	1.6	_	V	_
$(OV_{DD} = min, I_{OH} = -0.5 mA)$					
Output low voltage	V _{OL}	_	0.32	V	_
$(OV_{DD} = min, I_{OL} = 0.5 mA)$					

IEC DC alactrical characteristics (1.9 V)3

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 5.
- 2. The symbol V_{IN}, in this case, represents the OV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

Integrated Flash Controller AC Timing Specifications 3.14.2

This section describes the AC timing specifications for the integrated flash controller.

3.14.2.1 Test Condition

Figure below provides the AC test load for the integrated flash controller.




Figure 37. Integrated Flash Controller AC Test Load

3.14.2.2 IFC AC Timing Specifications (GPCM/GASIC)

Table below describes the input AC timing specifications of the IFC-GPCM and IFC-GASIC interface.

Table 82. Integrated Flash Controller Input Timing Specifications for GPCM and GASIC mode $(OV_{DD} = 1.8 \text{ V})^1$

Parameter	Symbol	Min	Max	Unit	Notes			
Input setup	t _{IBIVKH1}	4	-	ns	-			
Input hold	t _{IBIXKH1}	1	-	ns	-			
NOTE:	NOTE:							
1. For recommended operating conditions, see Table 5								

Figure below shows the input AC timing diagram for IFC-GPCM, IFC-GASIC interface.




Figure 38. IFC-GPCM, IFC-GASIC Input AC Timings

Table below describes the output AC timing specifications of IFC-GPCM and IFC-GASIC interface.

Table 83. Integrated Flash Controller IFC-GPCM and IFC-GASIC interface Output Timing Specifications $(OV_{DD} = 1.8 \text{ V})^2$

Parameter	Symbol	Min	Max	Unit	Notes
IFC_CLK cycle time	t _{IBK}	10	-	ns	-
IFC_CLK duty cycle	t _{IBKH} /t _{IBK}	45	55	%	-

Table continues on the next page...

163

Table 83. Integrated Flash Controller IFC-GPCM and IFC-GASIC interface Output Timing Specifications $(OV_{DD} = 1.8 \text{ V})^2$ (continued)

Parameter	Symbol	Min	Max	Unit	Notes
Output delay	t _{IBKLOV1}	-	1.5	ns	-
Output hold	t _{IBKLOX}	-	-2	ns	1
IFC_CLK[0] to IFC_CLK[m] skew	t _{IBKSKEW}	0	±75	ps	-

NOTE:

- 1. Output hold is negative. This means that output transition happens earlier than the falling edge of IFC_CLK.
- 2. For recommended operating conditions, see Table 5

Figure below shows the output AC timing diagram for IFC-GPCM, IFC-GASIC interface.




Figure 39. IFC-GPCM, IFC-GASIC Signals

3.14.2.3 IFC AC Timing Specifications (NOR)

Table below describes the input timing specifications of the IFC-NOR interface.

Table 84. Integrated Flash Controller Input Timing Specifications for NOR mode ($OV_{DD} = 1.8$ $V)^2$

Parameter	Symbol	Min	Max	Unit	Notes
Input setup	t _{IBIVKH2}	(2 x t _{IP_CLK}) + 2	-	ns	1
Input hold	t _{IBIXKH2}	(1 x t _{IP_CLK}) + 1	-	ns	1, 3

NOTE

- 1. t_{IP_CLK} is the period of ip clock (not the IFC_CLK) on which IFC is running.
- 2. For recommended operating conditions, see Table 5.

Electrical characteristics

3. The NOR flash state machine will de-assert OE_B once the flash controller samples data. Hold time tIBIXKH2 given in the datasheet is not a requirement for customer but rather an information used internally for test purpose.

Figure below shows the AC input timing diagram for input signals of IFC-NOR interface. Here TRAD is a programmable delay parameter, refer to IFC section of for more information.




Figure 40. IFC-NOR Interface Input AC Timings

Table below describes the output AC timing specifications of IFC-NOR interface.

Table 85. Integrated Flash Controller IFC-NOR Interface Output Timing Specifications (OV_{DD} = 1.8 V)²

Parameter	Symbol	Min	Max	Unit	Notes
Output delay	t _{IBKLOV2}	-	±1.5	ns	1
NOTE	•	•	•		

NOTE:

- 1. This effectively means that a signal change may appear anywhere within $\pm t_{IBKLOV2}$ (max) duration, from the point where it's expected to change.
- 2. For recommended operating conditions, see Table 5

Figure below shows the AC timing diagram for output signals of IFC-NOR interface. The timing specs have been illustrated here by taking timings between two signals, CS_B and OE_B as an example. In a read operation, OE_B is suppose to change TACO (a programmable delay, refer to IFC section of for more information) time after CS_B. Because of skew between the signals, OE_B may change anywhere within time window defined by tIBKLOV2. This concept applies to other output signals of IFC-NOR interface as well. The diagram is an example to show the skew between any two chronological toggling signals as per the protocol. Here is the list of IFC-NOR output signals NRALE, NRAVD_B, NRWE_B, NROE_B, CS_B, AD(Address phase).

165




Figure 41. IFC-NOR Interface Output AC Timings

3.14.2.4 IFC AC Timing Specifications (NAND)

Table below describes the input timing specifications of the IFC-NAND interface.

Table 86. Integrated Flash Controller Input Timing Specifications for NAND mode ($OV_{DD} = 1.8 \text{ V}$)²

Parameter	Symbol	Min	Max	Unit	Notes
Input setup	t _{IBIVKH3}	(2 x t _{IP_CLK}) + 2	-	ns	1
Input hold	t _{IBIXKH3}	1	-	ns	1
IFC_RB_B pulse width	t _{IBCH}	2	-	t _{IP_CLK}	1

NOTE:

Figure below shows the AC input timing diagram for input signals of IFC-NAND interface. Here TRAD is a programmable delay parameter, refer to IFC section of for more information.




Figure 42. IFC-NAND Interface Input AC Timings

^{1.} $t_{\mbox{\footnotesize IP}}$ CLK is the period of ip clock on which IFC is running.

^{2.} For recommended operating conditions, see

NOTE

 t_{IP_CLK} is the period of ip clock (not the IFC_CLK) on which IFC is running.

Table below describes the output AC timing specifications of IFC-NAND interface.

Table 87. Integrated Flash Controller IFC-NAND Interface Output Timing Specifications $(OV_{DD} = 1.8 \text{ V})^2$

Parameter	Symbol	Min	Max	Unit	Notes
Output delay	t _{IBKLOV3}	-	±1.5	ns	1
NOTE:					

^{1.} This effectively means that a signal change may appear anywhere within $t_{IBKLOV3}$ (min) to $t_{IBKLOV3}$ (max) duration, from the point where it's expected to change.

Figure below shows the AC timing diagram for output signals of IFC-NAND interface. The timing specs have been illustrated here by taking timings between two signals, CS_B and CLE as an example. CLE is suppose to change TCCST (a programmable delay, refer to IFC section of for more information) time after CS_B. Because of skew between the signals CLE may change anywhere within time window defined by t_{IBKLOV3}. This concept applies to other output signals of IFC-NAND interface as well. The diagram is an example to show the skew between any two chronological toggling signals as per the protocol. Here is the list of output signals NDWE_B, NDRE_B, NDALE, WP_B, NDCLE, CS_B, AD.




Figure 43. IFC-NAND Interface Output AC Timings

3.14.2.5 IFC-NAND SDR AC Timing Specifications

Table below describes the AC timing specifications of IFC-NAND SDR interface. These specifications are compliant to SDR mode of ONFI specification revision 3.0.

^{2.} For recommended operating conditions, see Table 5

Table 88. Integrated Flash Controller IFC-NAND SDR Interface AC Timing Specifications (OVDD = 1.8 V)

Parameter	Symbol	I/O	Min	Max	Unit	Notes	Fig
Address cycle to data loading time	tADL	0	TADLE - 1500(ps)	TADLE + 1500(ps)	t _{IP_CLK}		Figure 44
ALE hold time	tALH	0	TWCHT - 1500(ps)	TWCHT + 1500(ps)	t _{IP_CLK}		Figure 45
ALE setup time	tALS	0	TWP - 1500(ps)	TWP + 1500(ps)	t _{IP_CLK}		Figure 45
ALE to RE_n delay	tAR	0	TWHRE - 1500(ps)	TWHRE + 1500(ps)	t _{IP_CLK}		Figure 46
CE_n hold time	tCH	0	5 + 1500(ps)	-	ns		Figure 45
CE_n high to input hi-Z	tCHZ	I	TRHZ - 1500(ps)	TRHZ + 1500(ps)	t _{IP_CLK}		Figure 47
CLE hold time	tCLH	0	TWCHT - 1500(ps)	TWCHT + 1500(ps)	t _{IP_CLK}		Figure 45
CLE to RE_n delay	tCLR	0	TWHRE - 1500(ps)	TWHRE - 1500(ps)	t _{IP_CLK}		Figure 48
CLE setup time	tCLS	0	TWP - 1500(ps)	TWP + 1500(ps)	t _{IP_CLK}		Figure 45
CE_n high to input hold	tCOH	I	150 - 1500(ps)	-	ns		Figure 47
CE_n setup time	tCS	0	TCS - 1500(ps)	TCS + 1500(ps)	t _{IP_CLK}		Figure 45
Data hold time	tDH	0	TWCHT - 1500(ps)	TWCHT + 1500(ps)	t _{IP_CLK}		Figure 45
Data setup time	tDS	0	TWP - 1500(ps)	TWP + 1500(ps)	t _{IP_CLK}		Figure 45
Busy time for Set Features and Get Features	tFEAT	0	-	FTOCNT	t _{IP_CLK}		Figure 49
Output hi-Z to RE_n low	tIR	0	TWHRE - 1500(ps)	TWHRE + 1500(ps)	t _{IP_CLK}		Figure 50
Interface and Timing Mode Change time	tITC	0	-	FTOCNT	t _{IP_CLK}		Figure 49
RE_n cycle time	tRC	0	TRP + TREH - 1500(ps)	TRP + TREH + 1500(ps)	t _{IP_CLK}		Figure 47
RE_n access time	tREA	I	-	(TRAD - 1) + 2(ns)	t _{IP_CLK}		Figure 47
RE_n high hold time	tREH	I	TREH	TREH	t _{IP_CLK}		Figure 47
RE_n high to input hold	tRHOH	I	0	-	ns		Figure 47
RE_n high to WE_n low	tRHW	0	100 + 1500(ps)	-	ns		Figure 51
RE_n high to input hi-Z	tRHZ	I	TRHZ - 1500(ps)	TRHZ + 1500(ps)	t _{IP_CLK}		Figure 47
RE_n low to input data hold	tRLOH	I	0	-	ns		Figure 52
RE_n pulse width	tRP	0	TRP	TRP	t _{IP_CLK}		Figure 47
Ready to data input cycle (data only)	tRR	0	TRR - 1500(ps)	TRR + 1500(ps)	t _{IP_CLK}		Figure 47
Device reset time, measured from the falling edge of R/B_n to the rising edge of R/ B_n.	tRST (raw NAND)	0	-	FTOCNT	t _{IP_CLK}		Figure 53

Table continues on the next page...

Table 88. Integrated Flash Controller IFC-NAND SDR Interface AC Timing Specifications (OVDD = 1.8 V) (continued)

Device reset time, measured from the falling edge of R/B_n to the rising edge of R/B_n.	tRST2 (EZ NAND)	Ο	-	FTOCNT	t _{IP_CLK}	Figure 53
(WE_n high or CLK rising edge) to SR[6] low	tWB	0	TWBE + TWH - 1500(ps)	TWBE + TWH + 1500(ps)	t _{IP_CLK}	Figure 45
WE_n cycle time	tWC	0	TWP + TWH	TWP + TWH	t _{IP_CLK}	Figure 54
WE_n high hold time	tWH	0	TWH	TWH	t _{IP_CLK}	Figure 54
Command, address, or data input cycle to data output cycle	tWHR	0	TWHRE + TWH - 1500(ps)	TWHRE + TWH + 1500(ps)	t _{IP_CLK}	Figure 55
WE_n pulse width	tWP	0	TWP	TWP	t _{IP_CLK}	Figure 45
WP_n transition to command cycle	tWW	0	TWW - 1500(ps)	TWW + 1500(ps)	t _{IP_CLK}	Figure 56
Data Input hold	tIBIXKH4	I	1	-	t _{IP_CLK}	Figure 57

NOTE:

1. t_{IP CLK} is the clock period of IP clock (on which IFC IP is running). Note that that the IFC IP clcok doesn't come out of device.




Figure 44. tADL Timing

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019 168 **NXP Semiconductors**




Figure 45. Command Cycle




Figure 46. tAR Timings




Figure 47. Data Input Cycle Timings




Figure 48. tCLR Timings

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Electrical characteristics




Figure 49. tWB, tFEAT, tITC, tRR Timings




Figure 50. Read StatusTimings




Figure 51. tRHW Timings




Figure 52. EDO Mode Data Input CycleTimings

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

171




Figure 53. tWB, tRST Timings




Figure 54. Address Latch Timings




Figure 55. tWHR Timings



Figure 56. tWW Timings




Figure 57. tlBIXKH4 Timings

3.14.2.6 IFC-NAND NVDDR AC Timing Specification

Table below describes the AC timing specifications of IFC-NAND NVDDR interface. These specifications are compliant to NVDDR mode of ONFI specification revision 3.0.

Table 89. Integrated Flash Controller IFC-NAND NVDDR Interface AC Timing Specifications (OVDD = 1.8 V)

Parameter	Symbol	I/O	Min	Max	Unit	Notes	Fig
Access window of DQ[7:0] from CLK	tAC	I	3 - 150 (ps)	20 + 150 (ps)	ns		Figure 61
Address cycle to data loading time	tADL	I	TADL	-	t _{IP_CL}		Figure 62
Command, Address, Data delay (command to command, address to address, command to address, address to command, command/ address to start of data) Fast	tCADf	0	TCAD - 150 (ps)	TCAD + 150 (ps)	t _{IP_CL}		Figure 58
Command, Address, Data delay (command to command, address to address, command to address, address to command, command/ address to start of data) slow	tCADs	0	TCAD - 150 (ps)	TCAD + 150 (ps)	t _{IP_CL}		Figure 58
Command/address DQ hold time	tCAH	0	2 + 150 (ps)	-	ns		Figure 58
CLE and ALE hold time	tCALH	0	2 + 150 (ps)	-	ns		Figure 58

Table continues on the next page...

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Table 89. Integrated Flash Controller IFC-NAND NVDDR Interface AC Timing Specifications (OVDD = 1.8 V) (continued)

CLE and ALE setup time	tCALS	0	2 + 150 (ps)	-	ns	Figure 58
Command/address DQ setup time	tCAS	0	2 + 150 (ps)	-	ns	Figure 58
CE# hold time	tCH	0	2 + 150 (ps)	-	ns	Figure 58
Average clock cycle time, also known as tCK	tCK(avg) or tCK	0	10	-	ns	Figure 58
Absolute clock period, measured from rising edge to the next consecutive rising edge	tCK(abs)	0	tCK(avg) + tJIT(per) min	tCK(avg) + tJIT(per) max	ns	Figure 58
Clock cycle high	tCKH(abs	0	0.45	0.55	tCK	Figure 58
Clock cycle low	tCKL(abs	0	0.45	0.55	tCK	Figure 58
Data input end to W/R# high B16	tCKWR	0	TCKWR - 150 (ps)	TCKWR + 150 (ps)	t _{IP_CL}	Figure 61
CE# setup time	tCS	0	TCS - 150 (ps)	TCS + 150 (ps)	t _{IP_CL}	Figure 60
Data DQ hold time	tDH	0	1050	-	ps	Figure 60
Access window of DQS from CLK	tDQSCK	I	-	20 + 150 (ps)	ns	Figure 61
W/R# low to DQS/DQ driven by device	tDQSD	I	-150 (ps)	18 + 150 (ps)	ns	Figure 61
DQS output high pulse width	tDQSH	0	0.45	0.55	tCK	Figure 60
W/R# high to DQS/DQ tri- state by device	tDQSHZ	0	RHZ - 150 (ps)	RHZ + 150 (ps)	t _{IP_CL}	Figure 58
DQS output low pulse width	tDQSL	0	0.45	0.55	tCK	Figure 60
DQS-DQ skew, DQS to last DQ valid, per access (1.0V)	tDQSQ	ı	-	1000	ps	Figure 61
DQS-DQ skew, DQS to last DQ valid, per access (0.9V)				930		
Data output to first DQS latching transition	tDQSS	0	0.75 + 150 (ps)	1.25 - 150 (ps)	tCK	Figure 60
Data DQ setup time	tDS	0	1050	-	ps	Figure 60
DQS falling edge to CLK rising - hold time	tDSH	0	0.2 + 150 (ps)	-	tCK	Figure 60
DQS falling edge to CLK rising - setup time	tDSS	0	0.2 + 150 (ps)	-	tCK	Figure 60
Input data valid window	tDVW	I	tDVW = tQH - tDQSQ	-	ns	Figure 61
Busy time for Set Features and Get Features	tFEAT	I	-	FTOCNT	t _{IP_CL}	Figure 63
	-	•	•			

Table continues on the next page...

Electrical characteristics

Table 89. Integrated Flash Controller IFC-NAND NVDDR Interface AC Timing Specifications (OVDD = 1.8 V) (continued)

Half-clock period	tHP	0	tHP = min(tCKL, tCKH)	-	ns	Figure 61
Interface and Timing Mode Change time	tITC	I	-	FTOCNT	t _{IP_CL} к	Figure 63
The deviation of a given tCK(abs) from tCK(avg)	tJIT(per)	0	-0.5	0.5	ns	-
DQ-DQS hold, DQS to first DQ to go non-valid, per access	tQH	I	tQH = tHP - tQHS	-	t _{IP_CL}	Figure 61
Data hold skew factor	tQHS	I	-	1 + 150(ps)	ns	-
Data input cycle to command, address, or data output cycle	tRHW	Ο	TRHW	-	t _{IP_CL}	Figure 64
Ready to data input cycle (data only)	tRR	I	TRR	-	t _{IP_CL}	Figure 63
Device reset time, measured from the falling edge of R/B# to the rising edge of R/B#.	tRST (raw NAND)	0	FTOCNT	FTOCNT	t _{IP_CL}	Figure 65
Device reset time, measured from the falling edge of R/B# to the rising edge of R/B#.	tRST2 (EZ NAND)	0	FTOCNT	FTOCNT	t _{IP_CL}	Figure 65
CLK rising edge to SR[6] low	tWB	0	TWB - 150 (ps)	TWB + 150 (ps)	t _{IP_CL} к	Figure 65
Command, address or data output cycle to data input cycle	tWHR	0	TWHR	-	t _{IP_CL}	Figure 66
DQS write preamble	tWPRE	0	1.5	-	tCK	Figure 60
DQS write postamble	tWPST	0	1.5	-	tCK	Figure 60
W/R# low to data input cycle	tWRCK	I	TWRCK - 150 (ps)	TWRCK + 150 (ps)	t _{IP_CL} к	Figure 61
WP# transition to command cycle	tWW	0	TWW - 150 (ps)	TWW + 150 (ps)	t _{IP_CL}	Figure 67

NOTE:

Following diagrams show the AC timing diagram for IFC-NAND NVDDR interface.

^{1.} $t_{\text{IP_CLK}}$ is the clock period of IP clock (on which IFC IP is running). Note that that the IFC IP clcok doesn't come out of device.




Figure 58. Command Cycle




Figure 59. Address Cycle




Figure 60. Write Cycle




Figure 61. Read Cycle




Figure 62. tADL Timings




Figure 63. tWB, tFEAT, tITC, tRR Timings

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019




Figure 64. tRHW Timings




Figure 65. tWB, tRST Timings




Figure 66. tWHR Timings




Figure 67. tWW Timings

3.15 LPUART interface

This section describes the DC and AC electrical specifications for the LPUART interface.

3.15.1 LPUART DC electrical characteristics

This table provides the DC electrical characteristics for the LPUART interface when operating at $D/EV_{DD} = 3.3 \text{ V}$.

Table 90. LPUART DC electrical characteristics $(DV_{DD}/EV_{DD} = 3.3 \text{ V})^2$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x D/ EV _{DD}	_	V	1
Input low voltage	V _{IL}	_	0.2 x D/EV _{DD}	V	1
Input current (D/EV _{IN} = 0 V or D/EV _{IN} = D/EV _{DD})	I _{IN}	_	±50	μΑ	_
Output high voltage (I _{OH} = -2.0 mA)	V _{OH}	2.4	_	V	_
Output low voltage (I _{OL} = 2.0 mA)	V _{OL}	_	0.4	V	_

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the min and max D/EV_{DD} respective values found in Table 5.
- 2. For recommended operating conditions, see Table 5.

This table provides the DC electrical characteristics for the LPUART interface when operating at $D/EV_{DD} = 1.8 \text{ V}$.

Table 91. LPUART DC electrical characteristics $(DV_{DD}/EV_{DD} = 1.8 \text{ V})^3$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x D/ EV _{DD}	_	V	1
Input low voltage	V _{IL}	_	0.2 x D/EV _{DD}	V	1
Input current (D/EV _{IN} = 0 V or D/EV _{IN} = D/EV _{DD})	I _{IN}	_	±50	μΑ	2
Output high voltage (D/EV _{DD} = min, I _{OH} = -0.5 mA)	V _{OH}	1.35	_	V	_
Output low voltage (D/EV _{DD} = min, I _{OL} = 0.5 mA)	V _{OL}	_	0.4	V	_

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the min and max D/EV_{DD} respective values found in Table 5.
- 2. The symbol D/EV_{IN} represents the input voltage of the supply referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

Electrical characteristics

3.15.2 LPUART AC timing specifications

This table provides the AC timing specifications for the LPUART interface.

Table 92. LPUART AC timing specifications

Parameter	Value	Unit	Notes
Minimum baud rate	f _{PLAT} /(2 x 32 x 8192)	baud	1, 3, 4
Maximum baud rate	f _{PLAT} /(2 x 4)	baud	1, 2, 4

Notes:

- 1. f_{PLAT} refers to the internal platform clock.
- 2. The actual attainable baud rate is limited by the latency of interrupt processing.
- 3. Every bit can be over sampled with a sample clock rate of 8 and 64 times (software configurable) and each bit is the majority of the values sampled at the sample rate divided by two, (sample rate/2)+1 and (sample rate/2)+2.
- 4. The 1-to-0 transition during a data word can cause a resynchronization of the sample point.

3.16 DUART interface

This section describes the DC and AC electrical specifications for the DUART interface.

3.16.1 DUART DC electrical characteristics

This table provides the DC electrical characteristics for the DUART interface at $DV_{DD} = 3.3 \text{ V}$.

Table 93. DUART DC electrical characteristics (3.3 V)³

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x DV _{DD}	_	V	1
Input low voltage	V _{IL}	_	0.2 x DV _{DD}	V	1
Input current (DV _{IN} = 0 V or DV _{IN} = DV _{DD})	I _{IN}	_	±50	μΑ	2
Output high voltage (DV _{DD} = min, I _{OH} = -2.0 mA)	V _{OH}	2.4	_	V	_
Output low voltage (DV _{DD} = min, I _{OL} = 2.0 mA)	V _{OL}	_	0.4	V	_

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 5.
- 2. The symbol DV_{IN} represents the input voltage of the supply referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

This table provides the DC electrical characteristics for the DUART interface at $DV_{DD} = 1.8 \text{ V}$.

Table 94. DUART DC electrical characteristics (1.8 V)³

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x DV _{DD}	_	V	1
Input low voltage	V _{IL}	_	0.2 x DV _{DD}	V	1
Input current (DV _{IN} = 0 V or DV _{IN} = DV _{DD})	I _{IN}	_	±50	μΑ	2
Output high voltage (DV _{DD} = min, I _{OH} = -0.5 mA)	V _{OH}	1.35	_	V	_
Output low voltage (DV _{DD} = min, I _{OL} = 0.5 mA)	V _{OL}	_	0.4	V	_

- 1. The min V_{IL} and max V_{IH} values are based on the min and max DV_{IN} respective values found in Table 5.
- 2. The symbol DV_{IN} represents the input voltage of the supply referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

3.16.2 DUART AC timing specifications

This table provides the AC timing specifications for the DUART interface.

Table 95. DUART AC timing specifications

Parameter	Value	Unit	Notes
Minimum baud rate	f _{PLAT} /(2 x 1,048,576)	baud	1, 3
Maximum baud rate	f _{PLAT} /(2 x 16)	baud	1, 2

Notes:

- 1. f_{PLAT} refers to the internal platform clock.
- 2. The actual attainable baud rate is limited by the latency of interrupt processing.
- 3. The middle of a start bit is detected as the eighth sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16th sample.

3.17 Flextimer interface

This section describes the DC and AC electrical characteristics for the Flextimer interface. There are Flextimer pins on various power supplies in this device.

3.17.1 Flextimer DC electrical characteristics

This table provides the DC electrical characteristics for Flextimer pins operating at D/ $EV_{DD} = 3.3 \text{ V}$.

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Table 96. Flextimer DC electrical characteristics $(DV_{DD}/EV_{DD} = 3.3 \text{ V})^3$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x D/EV _{DD}	_	V	1
Input low voltage	V _{IL}	_	0.2 x D/EV _{DD}	V	1
Input current (V _{IN} = 0 V or V _{IN} = D/EV _{DD)}	I _{IN}	_	±50	μΑ	2
Output high voltage	V _{OH}	2.4	_	V	_
$(D/EV_{DD} = min, I_{OH} = -2 mA)$					
Output low voltage	V _{OL}	_	0.4	V	_
$(D/EV_{DD} = min, I_{OL} = 2 mA)$					

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN}/EV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the DV_{IN}/EV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

This table provides the DC electrical characteristics for Flextimer pins operating at D/ $EV_{DD} = 1.8 \text{ V}$.

Table 97. Flextimer DC electrical characteristics $(DV_{DD}/EV_{DD} = 1.8 \text{ V})^3$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x D/EV _{DD}	_	V	1
Input low voltage	V _{IL}	_	0.2 x D/EV _{DD}	V	1
Input current (V _{IN} = 0 V or V _{IN} = D/EV _{DD})	I _{IN}	_	±50	μΑ	2
Output high voltage	V _{OH}	1.35	_	V	_
$(D/EV_{DD} = min, I_{OH} = -0.5 mA)$					
Output low voltage	V _{OL}	_	0.4	V	_
$(D/EV_{DD} = min, I_{OL} = 0.5 mA)$					

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN}/EV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the DV_{IN}/EV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

This table provides the DC electrical characteristics for Flextimer pins operating at $LV_{DD} = 2.5 \text{ V}$.

Table 98. Flextimer DC electrical characteristics (2.5 V)³

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.7	_	V	1
Input low voltage	V _{IL}	_	0.7	V	1
Input current (V _{IN} = 0 V or V _{IN} = LV _{DD})	I _{IN}	_	±50	μΑ	2

Table continues on the next page...

183

Table 98. Flextimer DC electrical characteristics (2.5 V)³ (continued)

Parameter	Symbol	Min	Max	Unit	Notes
Output high voltage	V _{OH}	2.0	_	٧	_
$(LV_{DD} = min, I_{OH} = -1 mA)$					
Output low voltage	V _{OL}	_	0.4	V	_
$(LV_{DD} = min, I_{OL} = 1 mA)$					

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

This table provides the DC electrical characteristics for Flextimer pins operating at L/ $OV_{DD} = 1.8 \text{ V}$.

Table 99. Flextimer DC electrical characteristics (1.8 V)³

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.2	_	V	1
Input low voltage	V _{IL}	_	0.6	V	1
Input current (V _{IN} = 0 V or V _{IN} = L/OV _{DD})	I _{IN}	_	±50	μΑ	2
Output high voltage	V _{OH}	1.35	_	V	_
$(L/OV_{DD} = min, I_{OH} = -0.5 mA)$					
Output low voltage	V _{OL}	_	0.4	V	_
$(L/OV_{DD} = min, I_{OL} = 0.5 mA)$					

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max L/OV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the L/OV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

3.17.2 Flextimer AC timing specifications

This table provides the Flextimer AC timing specifications.

Table 100. Flextimer AC timing specifications²

Parameter	Symbol	Min	Unit	Notes
Flextimer inputs—minimum pulse width	t _{PIWID}	20	ns	1

Notes:

- 1. Flextimer inputs and outputs are asynchronous to any visible clock. Flextimer outputs should be synchronized before use by any external synchronous logic. Flextimer inputs are required to be valid for at least t_{PIWID} to ensure proper operation.
- 2. For recommended operating conditions, see Table 5.

This figure provides the AC test load for the Flextimer.




Figure 68. Flextimer AC test load

3.18 SPI interface

This section describes the DC and AC electrical characteristics for the SPI interface.

3.18.1 SPI DC electrical characteristics

This table provides the DC electrical characteristics for the SPI interface operating at $OV_{DD} = 1.8 \text{ V}$.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.2	_	V	1
Input low voltage	V _{IL}	_	0.6	V	1
Input current $(V_{IN} = 0 \text{ V or } V_{IN} = OV_{DD})$	I _{IN}	_	±50	μA	2
Output high voltage	V _{OH}	1.35	_	V	_
$(OV_{DD} = min, I_{OH} = -0.5 mA)$					
Output low voltage	V _{OL}	_	0.4	V	_
$(OV_{DD} = min, I_{OL} = 0.5 mA)$					

Table 101. SPI DC electrical characteristics (1.8 V)³

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 5.
- 2. The symbol V_{IN}, in this case, represents the OV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

3.18.2 SPI AC timing specifications

This table provides the SPI timing specifications.

Table 102. SPI AC timing specifications

Parameter	Symbol	Condition	Min	Max	Unit	Notes
SCK Clock Pulse Width	t _{SDC}	_	40%	60%	t _{SCK}	_
CS to SCK Delay	t _{CSC}	Master	tp*2-5.0	_	ns	1,2
After SCK Delay	t _{ASC}	Master	tp*2-1.0	_	ns	1,3
Data Setup Time for Inputs	t _{NIIVKH}	Master	8	_	ns	_
Data Hold Time for Inputs	t _{NIIXKH}	Master	0	_	ns	_
Data Valid (after SCK edge) for Outputs	t _{NIKHOV}	Master	_	7	ns	_
Data Hold Time for Outputs	t _{NIKHOX}	Master	0	_	ns	_

Notes:

This figure shows the SPI timing master when CPHA = 0.

^{1.} tp represents the input clock period for the SPI controller.

^{2.} Refer the CTARx register in QorlQ LS1043ARM for more details. The t_{CSC} = $tp^*(Delay Scaler Value)^*CTARx[PCSSCK]$ -5.0, where the Delay Scaler Value comes from Table Delay Scaler Encoding. For example, the t_{CSC} = tp^*4^*3 -5.0 when CTARx[PCSSCK] = 0b01, CTARx[CSSCK]=0b0001.

^{3.} Refer the CTARx register in QorlQ LS1043ARM for more details. The t_{ASC} = $tp^*(Delay Scaler Value)^*CTARx[PASC]$ -1.0, where the Delay Scaler Value comes from Table Delay Scaler Encoding. For example, the t_{ASC} = tp^*8^*3 -1.0 when CTARx[PASC] = 0b01, CTARx[ASC]=0b0010.




Figure 69. SPI timing master, CPHA = 0

This figure shows the SPI timing master when CPHA = 1.




Figure 70. SPI timing master, CPHA = 1

3.19 QuadSPI interface

This section describes the DC and AC electrical characteristics for the QuadSPI interface.

3.19.1 QuadSPI DC electrical characteristics

This table provides the DC electrical characteristics for the QuadSPI interface operating at $OV_{DD} = 1.8 \text{ V}$.

Table 103. QuadSPI DC electrical characteristics (1.8 V)³

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.2	_	V	1
Input low voltage	V _{IL}	_	0.6	V	1
Input current (V _{IN} = 0 V or V _{IN} = OV _{DD})	I _{IN}	_	±50	μΑ	2
Output high voltage	V _{OH}	1.35	_	V	_

Table continues on the next page...

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Table 103. QuadSPI DC electrical characteristics (1.8 V)³ (continued)

Parameter	Symbol	Min	Max	Unit	Notes
$(OV_{DD} = min, I_{OH} = -0.5 mA)$					
Output low voltage	V _{OL}	_	0.4	V	_
$(OV_{DD} = min, I_{OL} = 0.5 mA)$					

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

3.19.2 QuadSPI AC timing specifications

This section describes the QuadSPI timing specifications in Single data rate (SDR) mode. All data is based on a negative edge data launch and a positive edge data capture for the flash device. Double data rate (DDR)/Double trasfer rate (DTR) mode is not supported.

3.19.2.1 QuadSPI timing SDR mode

This table provides the QuadSPI input and output timing in SDR mode.

Table 104. SDR mode QuadSPI input and output timing

Parameter	Symbol	Min	Max	Unit
Clock frequency	F _{SCK}	_	62.5	MHz
Clock rise/fall time	T _{RISE} /T _{FALL}	1	_	ns
CS output hold time	t _{NIKHOX2}	-3.4+j*T	_	ns
CS output delay	t _{NIKHOV2}	-3.5+k*T	_	ns
Setup time for incoming data	t _{NIIVKH}	8.6	_	ns
Hold time requirement for incoming data	t _{NIIXKH}	0.4	_	ns
Output data valid	t _{NIKHOV}	_	4.5	ns
	t _{NIKLOV}			
Output data hold	t _{NIKHOX}	-4.4	_	ns
	t _{NIKLOX}			

NOTE

T represents the clock period, j represents qSPI_FLSHCR[TCSH], and k depends on qSPI_FLSHCR[TCSS].

This figure shows the QuadSPI AC timing in SDR mode.

189




Figure 71. QuadSPI AC timing — SDR mode

3.20 Enhanced secure digital host controller (eSDHC)

This section describes the DC and AC electrical specifications for the eSDHC interface.

3.20.1 eSDHC DC electrical characteristics

This table provides the DC electrical characteristics for the eSDHC interface.

Characteristic	Symbol	Condition	Min	Max	Unit	Notes
Input high voltage	V _{IH}	-	0.625 x D/EV _{DD}	-	٧	1
Input low voltage	V _{IL}	-	-	0.25 x D/EV _{DD}	٧	1
Output high voltage	V _{OH}	I _{OH} = -100 μA at D/EV _{DD} min	0.75 x D/EV _{DD}	-	V	-
Output low voltage	V _{OL}	I _{OL} = 100 μA at D/EV _{DD} min	-	0.125 x D/EV _{DD}	V	-
Output low voltage	V _{OL}	I _{OL} = 2 mA	-	0.3	٧	2
Input/output leakage current	I _{IN} /I _{OZ}	-	-10	10	μΑ	2

Table 105. eSDHC interface DC electrical characteristics³

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max D/EV_{IN} values found in the Table 5.
- 2. Open-drain mode is for MMC cards only.
- 3. At Table 5 with D/EV_{DD}=3.3V.
- 4. Interface signals are distributed over different voltages (D/EV_{DD}), ensure that voltage is set to 3.3V when in operation.

Table 106. eSDHC interface DC electrical characteristics (dual-voltage cards)²

Characteristic	Symbol	Condition	Min	Max	Unit	Notes
Input high voltage	V _{IH}	-	0.7 * O/D/EV _{DD}	-	٧	1
Input low voltage	V _{IL}	-	-	0.25 * O/D/EV _{DD}	V	1
Output high voltage	V _{OH}	I _{OH} = -100 μA at O/D/EV _{DD} min	O/D/EV _{DD} - 0.2	-	V	-
Output low voltage	V _{OL}	I_{OL} = 100 μ A at O/D/EV _{DD} min	-	0.2	V	-
Output low voltage	V _{OL}	I _{OL} = 2 mA	-	0.3	٧	4
Input/output leakage current	I _{IN} /I _{OZ}	-	-10	10	μΑ	4

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max O/D/E V_{IN} values found in the Recommended operating conditions tableReplace with xref to Recommended operating conditions table.
- 2. At Table 5 for 1.8V or 3.3V.
- 3. Interface signals are distributed over different voltages (O/D/EV_{DD}), ensure that voltage is set to a common level when in operation.
- 4. Open-drain mode is for MMC cards only.

3.20.2 eSDHC AC timing specifications

This section provides the AC timing specifications.

This table provides the eSDHC AC timing specifications as defined in Figure 72, Figure 73, and Figure 74.

Table 107. eSDHC AC timing specifications (high-speed mode)⁶

Parameter		Symbol ¹	Min	Max	Unit	Notes
SDHC_CLK clock frequency:	SD/SDIO (full- speed/high-speed mode)		0	25/50 20/52	MHz	2, 4
	MMC (full-speed/ high-speed mode)					
SDHC_CLK clock low time (full-speed/high-speed	ed mode)	t _{SHSCKL}	10/7	-	ns	4
SDHC_CLK clock high time (full-speed/high-spe	ed mode)	tshsckh	10/7	-	ns	4
SDHC_CLK clock rise and fall times		tshsckr/ tshsckf	-	3	ns	4
Input setup times: SDHC_CMD, SDHC_DATx to	SDHC_CLK	t _{SHSIVKH}	2.5	-	ns	3, 4, 5
Input hold times: SDHC_CMD, SDHC_DATx to	SDHC_CLK	t _{SHSIXKH}	2.5	-	ns	4, 5
Output hold time: SDHC_CLK to SDHC_CMD, \$	SDHC_DATx valid	t _{SHSKHOX}	-3	-	ns	4, 5
Output delay time: SDHC_CLK to SDHC_CMD,	SDHC_DATx valid	t _{SHSKHOV}	-	3	ns	4, 5
Notes:					1	1

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

191

Table 107. eSDHC AC timing specifications (high-speed mode)⁶

Parameter	Symbol ¹	Min	Max	Unit	Notes	
-----------	---------------------	-----	-----	------	-------	--

- 1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and _(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t_{SHKHOX} symbolizes eSDHC high-speed mode device timing (SH) clock reference (K) going to the high (H) state, with respect to the output (O) reaching the invalid state (X) or output hold time. Note that in general, the clock reference symbol is based on five letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. In full-speed mode, the clock frequency value can be 0-25MHz for an SD/SDIO card and 0-20MHz for an MMC card. In high-speed mode, the clock frequency value can be 0-50MHz for an SD/SDIO card and 0-52MHz for an MMC card.
- 3. SDHC_SYNC_OUT/IN loop back is recommended to compensate the clock delay. In case the SDHC_SYNC_OUT/IN loopback is not used, to satisfy setup timing, one-way board-routing delay between host and card, on SDHC_CLK, SDHC_CMD, and SDHC_DATx should not exceed 1ns for any high-speed MMC card. For any high-speed or default speed mode SD card, the one-way board-routing delay between host and card, on SDHC_CLK, SDHC_CMD, and SDHC_DATx should not exceed 1.5ns.
- 4. $C_{CARD} \le 10 \text{ pF}$, (1 card), and $C_L = C_{BUS} + C_{HOST} + C_{CARD} \le 40 \text{ pF}$.
- 5. The parameter values apply to both full-speed and high-speed modes.
- 6. At recommended operating conditions with OV_{DD}/EV_{DD}=1.8V or 3.3V.

This figure provides the eSDHC clock input timing diagram.




Figure 72. eSDHC clock input timing diagram

This figure provides the input AC timing diagram for high-speed mode.




Figure 73. eSDHC high-speed mode input AC timing diagram

This figure provides the output AC timing diagram for high-speed mode.




Figure 74. eSDHC high-speed mode output AC timing diagram

This table provides the eSDHC AC timing specifications for SDR50 mode.

Table 108. eSDHC AC timing specifications (SDR50)²

Parameter	Symbol	Min	Max	Unit	Notes
SDHC_CLK clock frequency	f _{SHCK}	-	80	MHz	-
SDHC_CLK duty cycle	-	40	60	%	-
SDHC_CLK clock rise and fall times	t _{SHCKR/}	-	1	ns	1

Table continues on the next page...

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019 192 **NXP Semiconductors**

Table 108. eSDHC AC timing specifications (SDR50)² (continued)

Parameter	Symbol	Min	Max	Unit	Notes
	t _{SHCKF}				
Skew between SDHC_CLK_SYNC_OUT and SDHC_CLK	-	-0.1	0.1	ns	-
Input setup times: SDHC_CMD, SDHC_DATx to SDHC_CLK_SYNC_IN	t _{SHIVKH}	3.1	-	ns	-
Input hold times: SDHC_CMD, SDHC_DATx to SDHC_CLK_SYNC_IN	t _{SHIXKH}	1.0	-	ns	-
Output hold time: SDHC_CLK to SDHC_CMD, SDHC_DATx valid, SDHC_DATx_DIR, SDHC_CMD_DIR	t _{SHKHOX}	2.85	-	ns	-
Output delay time: SDHC_CLK to SDHC_CMD, SDHC_DATx valid, SDHC_DATx_DIR, SDHC_CMD_DIR	t _{SHKHOV}	-	8.05	ns	-

- 1. $C_{CARD} \le$ 10 pF, (1 card), and $C_{L} = C_{BUS} + C_{HOST} + C_{CARD} \le$ 30 pF.
- 2. At recommended operating conditions with OV_{DD}=1.8V.

This figure provides the eSDHC clock input timing diagram for SDR50 mode.




Figure 75. eSDHC SDR50 mode clock input timing diagram

This figure provides the eSDHC input AC timing diagram for SDR50 mode.




Figure 76. eSDHC SDR50 mode input AC timing diagram

This figure provides the eSDHC output timing diagram for SDR50 mode.




Figure 77. eSDHC SDR50 mode output timing diagram

This table provides the eSDHC AC timing specifications for DDR50/DDR mode.

Table 109. eSDHC AC timing specifications (DDR50/DDR)³

Parameter		Symbol	Min	Max	Unit	Notes
SDHC_CLK clock frequency	SD/SDIO DDR50 mode eMMC DDR	f _{SHCK}	-	37 37	MHz	-
	mode					
SDHC_CLK duty cycle		-	47.0	53.0	%	-
Skew between SDHC_CLK_SYNC_OUT and	SDHC_CLK	-	-0.1	0.1	ns	-

Table continues on the next page...

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Table 109. eSDHC AC timing specifications (DDR50/DDR)³ (continued)

Parameter		Symbol	Min	Max	Unit	Notes
SDHC_CLK clock rise and fall times	SD/SDIO DDR50 mode	t _{SHCKR/}	-	5.4 2.0	ns	1 2
	eMMC DDR mode	t _{SHCKF}		2.0		
Input setup times: SDHC_DATx to SDHC_CLK_SYNC_IN	SD/SDIO DDR50 mode	t _{SHDIVKH}	3.82	-	ns	-
	eMMC DDR mode		3.91			
Input hold times: SDHC_DATx to SDHC_CLK_SYNC_IN	SD/SDIO DDR50 mode	t _{SHDIXKH}	1.0	-	ns	-
	eMMC DDR mode		0.98			
Output hold time: SDHC_CLK to SDHC_DATx_DIR	SD/SDIO DDR50 mode	0 t _{SHDKHOX} 2.4 4.12		-	ns	-
	eMMC DDR mode					
Output delay time: SDHC_CLK to SDHC_DATx_DIR	SD/SDIO DDR50 mode	0 t _{SHDKHOV} -	-	9.01 9.61	ns	-
	eMMC DDR mode			3.01		
Input setup times: SDHC_CMD to SDHC_CLK_SYNC_IN	SD/SDIO DDR50 mode	t _{SHCIVKH}	10.13	-	ns	-
	eMMC DDR mode		10.27			
Input hold times: SDHC_CMD to SDHC_CLK_SYNC_IN	SD/SDIO DDR50 mode	t _{SHCIXKH}	1.0	-	ns	-
	eMMC DDR mode		0.98			
Output hold time: SDHC_CLK to SDHC_CMD valid, SDHC_CMD_DIR	SD/SDIO DDR50 mode	t _{SHCKHOX}	2.4	-	ns	-
	eMMC DDR mode	-	4.02			
Output delay time: SDHC_CLK to SDHC_CMD valid, SDHC_CMD_DIR	SD/SDIO DDR50 mode	0 t _{SHCKHOV}	-	19.02 22.17	ns	-
	eMMC DDR mode					

This figure provides the eSDHC DDR50/DDR mode input AC timing diagram.

^{1.} $C_{CARD} \le 10pF$, (1 card).

^{2.} $C_L = C_{BUS} + C_{HOST} + C_{CARD} \le 20pF$ for MMC, 40pF for SD.

^{3.} At recommended operating conditions with $OV_{DD}/EV_{DD}=1.8$ or 3.3V for eMMC DDR mode, $OV_{DD}=1.8$ V for DDR50.




Figure 78. eSDHC DDR50/DDR mode input AC timing diagram

This figure provides the eSDHC DDR50/DDR mode output AC timing diagram.




Figure 79. eSDHC DDR50/DDR mode output AC timing diagram

This table provides the eSDHC AC timing specifications for SDR104/eMMC HS200 mode.

Table 110. eSDHC AC timing specifications (SDR104/eMMC HS200)

Parameter		Symbol ¹	Min	Max	Unit	Notes
SDHC_CLK clock frequency	SD/SDIO SDR104 mode	f _{SHCK}	-	120 116.7	MHz	-
	eMMC HS200 mode	-				
SDHC_CLK duty cycle			40	60	%	-
SDHC_CLK clock rise and fall times		t _{SHCKR} /t _{SHCKF}	-	1	ns	1
Output hold time: SDHC_CLK to SDHC_CMD, SDHC_DATx valid, SDHC_CMD_DIR, SDHC_DATx_DIR	SD/SDIO SDR104 mode	T _{SHKHOX}	1.93	-	ns	-
	eMMC HS200 mode		1.96			
Output delay time: SDHC_CLK to SDHC_CMD, SDHC_DATx valid, SDHC_CMD_DIR, SDHC_DATx_DIR	SD/SDIO SDR104 mode	Т _{SНКНОV}	-	- 5.9 6.11	ns	-

Table continues on the next page...

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Table 110. eSDHC AC timing specifications (SDR104/eMMC HS200) (continued)

Parameter		Symbol ¹	Min	Max	Unit	Notes
	eMMC HS200 mode					
Input data window (UI)	SD/SDIO SDR104 mode	t _{SHIDV}	- 0.5	-	Unit Interva	-
	eMMC HS200 mode		0.475	0.475		

- 1. $C_L = C_{BUS} + C_{HOST} + C_{CARD} \le 10 pF$.
- 2. At recommended operating conditions with $OV_{DD} = 1.8 \text{ V}$.

This figure provides the eSDHC SDR104/HS200 mode timing diagram.




Figure 80. eSDHC SDR104/HS200 mode timing diagram

199

3.21 JTAG controller

This section describes the DC and AC electrical specifications for the IEEE 1149.1 (JTAG) interface.

3.21.1 JTAG DC electrical characteristics

This table provides the JTAG DC electrical characteristics.

Table 111. JTAG DC electrical characteristics $(OV_{DD} = 1.8V)^3$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.2	_	V	1
Input low voltage	V _{IL}	_	0.6	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	-100/+50	μΑ	2, 4
Output high voltage (OV _{DD} = min, I _{OH} = -0.5 mA)	V _{OH}	1.35	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 0.5 mA)	V _{OL}	_	0.4	V	_

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the OV_{IN} symbol found in Table 5.
- 3. For recommended operating conditions, see Table 5.
- 4. Per IEEE Std. 1149.1 specification, TDI, TMS and TRST_B have internal pull-up.

3.21.2 JTAG AC timing specifications

This table provides the JTAG AC timing specifications as defined in Figure 81, Figure 82, Figure 83, and Figure 84.

Table 112. JTAG AC timing specifications⁴

Parameter		Symbol ¹	Min	Max	Unit	Notes
JTAG external clock frequency of operation		f _{JTG}	0	33.3	MHz	_
JTAG external clock cycle time		t _{JTG}	30	_	ns	_
JTAG external clock pulse width measured at 1.4 V		t _{JTKHKL}	15	_	ns	_
JTAG external clock rise and fall times		t _{JTGR} /t _{JTGF}	0	2	ns	_
TRST_B assert time		t _{TRST}	25	_	ns	2
Input setup times		t _{JTDVKH}	4	_	ns	_
Input hold times		t _{JTDXKH}	10	_	ns	_
Output valid times	Boundary-scan data	t _{JTKLDV}	_	15	ns	3
TDO			_	10		
Output hold times		t _{JTKLDX}	0	_	ns	3

Table continues on the next page...

Table 112. JTAG AC timing specifications⁴ (continued)

Parameter	Symbol ¹	Min	Max	Unit	Notes
-----------	---------------------	-----	-----	------	-------

- 1. The symbols used for timing specifications follow these patterns: $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) reaching the invalid state (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular function. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2.TRST_B is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 3. All outputs are measured from the midpoint voltage of the falling edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- Ω load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- 4. For recommended operating conditions, see Table 5.

This figure shows the AC test load for TDO and the boundary-scan outputs of the device.





Figure 81. AC test load for the JTAG interface

This figure shows the JTAG clock input timing diagram.



 $VM = Midpoint voltage (OV_{DD}/2)$

Figure 82. JTAG clock input timing diagram

This figure shows the TRST_B timing diagram.




Figure 83. TRST_B timing diagram

This figure shows the boundary-scan timing diagram.




Figure 84. Boundary-scan timing diagram

3.22 I²C interface

This section describes the DC and AC electrical characteristics for the I²C interfaces.

3.22.1 I²C DC electrical characteristics

This table provides the DC electrical characteristics for the I^2C interfaces operating at $DV_{DD} = 3.3 \text{ V}$.

Table 113. I^2C DC electrical characteristics (DV_{DD} = 3.3 V)⁴

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x	_	V	1
		DV_DD			

Table continues on the next page...

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Table 113. I^2C DC electrical characteristics (DV_{DD} = 3.3 V)⁴ (continued)

Parameter	Symbol	Min	Max	Unit	Notes
Input low voltage	V _{IL}	_	0.2 x DV _{DD}	V	1
Output low voltage	V _{OL}	_	0.4	V	2
$ (DV_{DD} = min, I_{OL} = 3 mA) $					
Pulse width of spikes which must be suppressed by the input filter	t _{I2KHKL}	0	50	ns	3
Input current each I/O pin (input voltage is between 0.1 x DV_{DD} and 0.9 x DV_{DD} (max)	l _l	-50	50	μΑ	-
Capacitance for each I/O pin	C _I	_	10	pF	_

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 5.
- 2. The output voltage (open drain or open collector) condition = 3 mA sink current.
- 3. See the chip reference manual for information about the digital filter used.
- 4. For recommended operating conditions, see Table 5.

This table provides the DC electrical characteristics for the I^2C interfaces operating at $DV_{DD} = 1.8 \text{ V}$.

Table 114. I^2C DC electrical characteristics (DV_{DD} = 1.8 V)⁴

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x DV _{DD}	_	V	1
Input low voltage	V _{IL}	_	0.2 x DV _{DD}	V	1
Output low voltage (DV _{DD} = min, I_{OL} = 3 mA)	V _{OL}	0	0.36	V	2
Pulse width of spikes which must be suppressed by the input filter	t _{I2KHKL}	0	50	ns	3
Input current each I/O pin (input voltage is between 0.1 x DV $_{\rm DD}$ and 0.9 x DV $_{\rm DD}$ (max)	I _I	-50	50	μΑ	-
Capacitance for each I/O pin	Cı	_	10	pF	_

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 5.
- 2. The output voltage (open drain or open collector) condition = 3 mA sink current.
- 3. See the chip reference manual for information about the digital filter used.
- 4. For recommended operating conditions, see Table 5.

3.22.2 I²C AC timing specifications

This table provides the AC timing specifications for the I²C interfaces.

Table 115. I²C AC timing specifications⁵

Para	meter	Symbol ¹	Min	Max	Unit	Notes
SCL clock frequency		f _{I2C}	0	400	kHz	2
Low period of the SCL clock		t _{I2CL}	1.3	_	μs	_
High period of the SCL clock		t _{I2CH}	0.6	_	μs	_
Setup time for a repeated START condition		t _{I2SVKH}	0.6	_	μs	_
Hold time (repeated) START condition (after this period, the first clock pulse is generated)		t _{I2SXKL}	0.6	_	μs	_
Data setup time		t _{I2DVKH}	100	_	ns	_
Data input hold time	CBUS compatible masters	t _{I2DXKL}	_	_	μs	3
	I ² C bus devices		0	_		
Data output delay time		t _{I2OVKL}	_	0.9	μs	4
Setup time for STOP condition		t _{l2PVKH}	0.6	_	μs	_
Bus free time between a STOF	and START condition	t _{I2KHDX}	1.3	_	μs	_
Noise margin at the LOW level for each connected device (including hysteresis)		V _{NL}	0.1 x DV _{DD}	_	V	_
Noise margin at the HIGH level for each connected device (including hysteresis)		V _{NH}	0.2 x DV _{DD}	_	V	_
Capacitive load for each bus lin	ne	Cb	_	400	pF	_

Notes:

- 1. The symbols used for timing specifications herein follow these patterns: $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{I2DVKH} symbolizes I^2C timing (I2) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{I2C} clock reference (K) going to the high (H) state or setup time. Also, t_{I2SXKL} symbolizes I^2C timing (I2) for the time that the data with respect to the START condition (S) went invalid (X) relative to the t_{I2C} clock reference (K) going to the low (L) state or hold time. Also, t_{I2PVKH} symbolizes I^2C timing (I2) for the time that the data with respect to the STOP condition (P) reaches the valid state (V) relative to the t_{I2C} clock reference (K) going to the high (H) state or setup time.
- 2. The requirements for I^2C frequency calculation must be followed. See *Determining the I^2C Frequency Divider Ratio for SCL* (AN2919).
- 3. As a transmitter, the chip provides a delay time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of a START or STOP condition. When the chip acts as the I^2 C bus master while transmitting, it drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the chip does not generate an unintended START or STOP condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for the chip as transmitter, see *Determining the I^2C Frequency Divider Ratio for SCL* (AN2919).
- 4. The maximum t_{I2OVKL} has to be met only if the device does not stretch the LOW period (t_{I2CL}) of the SCL signal.
- 5. For recommended operating conditions, see Table 5.

This figure shows the AC test load for the I²C.




Figure 85. I²C AC test load

This figure shows the AC timing diagram for the I²C bus.




Figure 86. I²C bus AC timing diagram

3.23 GPIO interface

This section describes the DC and AC electrical characteristics for the GPIO interface. There are GPIO pins on various power supplies in this device.

3.23.1 GPIO DC electrical characteristics

This table provides the DC electrical characteristics for GPIO pins operating at D/ $EV_{DD} = 3.3 \text{ V}$.

Unit **Parameter Symbol** Min Max **Notes** Input high voltage V_{IH} 0.7 x D/EV_{DD} $0.2 \times D/EV_{DD}$ ٧ Input low voltage V_{IL} 2 Input current $(V_{IN} = 0 \text{ V or } V_{IN} = D/EV_{DD})$ I_{IN} ±50 μΑ ٧ V_{OH} Output high voltage

Table 116. GPIO DC electrical characteristics $(DV_{DD}/EV_{DD} = 3.3 \text{ V})^3$

Table continues on the next page...

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Table 116. GPIO DC electrical characteristics $(DV_{DD}/EV_{DD} = 3.3 \text{ V})^3$ (continued)

Parameter	Symbol	Min	Max	Unit	Notes
$(D/EV_{DD} = min, I_{OH} = -2 mA)$					
Output low voltage	V _{OL}	_	0.4	V	_
$(D/EV_{DD} = min, I_{OL} = 2 mA)$					

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN}/EV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the DV_{IN}/EV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

This table provides the DC electrical characteristics for GPIO pins operating at $TV_{DD} = 2.5 \text{ V}$.

Table 117. GPIO DC electrical characteristics $(TV_{DD} = 2.5 \text{ V})^3$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x TV _{DD}	_	V	1
Input low voltage	V _{IL}	_	0.2 x TV _{DD}	V	1
Input current (V _{IN} = 0 V or V _{IN} = TV _{DD)}	I _{IN}	_	±50	μΑ	2
Output high voltage	V _{OH}	2.0	_	V	_
$(TV_{DD} = min, I_{OH} = -1 mA)$					
Output low voltage	V _{OL}	_	0.4	V	_
$(TV_{DD} = min, I_{OL} = 1 mA)$					

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max TV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the TV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

This table provides the DC electrical characteristics for GPIO pins operating at $DV_{DD}/EV_{DD}/TV_{DD} = 1.8 \text{ V}$.

Table 118. GPIO DC electrical characteristics $(DV_{DD}/EV_{DD}/TV_{DD} = 1.8 \text{ V})^3$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x D/E/TV _{DD}	_	V	1
Input low voltage	V _{IL}	_	0.2 x D/E/TV _{DD}	V	1
Input current ($V_{IN} = 0 \text{ V or } V_{IN} = D/E/TV_{DD}$)	I _{IN}	_	±50	μΑ	2
Output high voltage	V _{OH}	1.35	_	V	_
$(D/E/TV_{DD} = min, I_{OH} = -0.5 mA)$					
Output low voltage	V _{OL}	_	0.4	V	_
$(D/E/TV_{DD} = min, I_{OL} = 0.5 mA)$					

Table continues on the next page...

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Table 118. GPIO DC electrical characteristics $(DV_{DD}/EV_{DD}/TV_{DD} = 1.8 \text{ V})^3$ (continued)

Parameter Symbol Min Max Unit Notes	Parameter	Symbol	Min	Max	Unit	Notes
-------------------------------------	-----------	--------	-----	-----	------	-------

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max $DV_{IN}/EV_{IN}/TV_{IN}$ values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the $DV_{IN}/EV_{IN}/TV_{IN}$ symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

This table provides the DC electrical characteristics for GPIO pins operating at $TV_{DD} = 1.2 \text{ V}$.

Table 119. GPIO DC electrical characteristics $(TV_{DD} = 1.2 \text{ V})^3$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x TV _{DD}	_	V	
Input low voltage	V _{IL}	_	0.2 x TV _{DD}	V	
Output high voltage	V _{OH}	1.0	_	V	_
$(TV_{DD} = min, I_{OH} = -100uA)$					
Output low voltage	V _{OL}	_	0.2	V	_
$(TV_{DD} = min, I_{OL} = 100uA)$					
Input Capacitance	C _{IN}	_	10	pF	_

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max TV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the TV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

This table provides the DC electrical characteristics for GPIO pins operating at LV_{DD} = 2.5 V.

Table 120. GPIO DC electrical characteristics $(LV_{DD} = 2.5 \text{ V})^3$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.7	_	V	1
Input low voltage	V _{IL}	_	0.7	V	1
Input current (V _{IN} = 0 V or V _{IN} = LV _{DD})	I _{IN}	_	±50	μΑ	2
Output high voltage	V _{OH}	2.0	_	V	_
$(LV_{DD} = min, I_{OH} = -1 mA)$					
Output low voltage	V _{OL}	_	0.4	V	_
$(LV_{DD} = min, I_{OL} = 1 mA)$					

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

207

This table provides the DC electrical characteristics for GPIO pins operating at $OV_{IN}/LV_{IN} = = 1.8 \text{ V}$.

Table 121. GPIO DC electrical characteristics $(OV_{DD}/LV_{DD} = 1.8 \text{ V})^3$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.2	_	V	1
Input low voltage	V _{IL}	_	0.6	V	1
Input current (V _{IN} = 0 V or V _{IN} = O/LV _{DD})	I _{IN}	_	±50	μΑ	2
Output high voltage	V _{OH}	1.35	_	V	_
$(O/LV_{DD} = min, I_{OH} = -0.5 mA)$					
Output low voltage	V _{OL}	_	0.4	V	_
$(O/LV_{DD} = min, I_{OL} = 0.5 mA)$					

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN}/LV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the OV_{IN}/LV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

3.23.2 GPIO AC timing specifications

Table below provides the GPIO input and output AC timing specifications.

Table 122. GPIO Input AC timing specifications

Parameter	Symbol	Min	Unit	Notes
GPIO inputs-minimum pulse width	t _{PIWID}	20	ns	1

Notes:

- 1. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least tPIWID to ensure proper operation.
- 2. For recommended operating conditions, see Table 5

Figure below provides the AC test load for the GPIO.




Figure 87. GPIO AC test load

3.24 GIC interface

This section describes the DC and AC electrical characteristics for the GIC interface.

3.24.1 GIC DC electrical characteristics

This table provides the DC electrical characteristics for GIC pins operating at $DV_{DD} = 3.3 \text{ V}$.

Table 123.	GIC DC electrical	characteristics	$(DV_{DD} = 3.3 \text{ V})^3$
-------------------	--------------------------	-----------------	-------------------------------

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x DV _{DD}	_	V	1
Input low voltage	V _{IL}	_	0.2 x DV _{DD}	V	1
Input current (V _{IN} = 0 V or V _{IN} = DV _{DD)}	I _{IN}	_	±50	μΑ	2
Output high voltage	V _{OH}	2.4	_	V	_
$(DV_{DD} = min, I_{OH} = -2 mA)$					
Output low voltage	V _{OL}	_	0.4	V	_
$(DV_{DD} = min, I_{OL} = 2 mA)$					

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the DV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

This table provides the DC electrical characteristics for GIC pins operating at $DV_{DD} = 1.8 \text{ V}$.

209

Table 124. GIC DC electrical characteristics $(DV_{DD} = 1.8 \text{ V})^3$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x DV _{DD}	_	V	1
Input low voltage	V _{IL}	_	0.2 x DV _{DD}	V	1
Input current (V _{IN} = 0 V or V _{IN} = DV _{DD})	I _{IN}	_	±50	μΑ	2
Output high voltage	V _{OH}	1.35	_	V	_
$(DV_{DD} = min, I_{OH} = -0.5 mA)$					
Output low voltage	V _{OL}	_	0.4	V	_
$(DV_{DD} = min, I_{OL} = 0.5 mA)$					

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the DV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

This table provides the DC electrical characteristics for GIC pins operating at $LV_{DD} = 2.5 \text{ V}$.

Table 125. GIC DC electrical characteristics $(LV_{DD} = 2.5 \text{ V})^3$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.7	_	V	1
Input low voltage	V _{IL}	_	0.7	V	1
Input current (V _{IN} = 0 V or V _{IN} = LV _{DD})	I _{IN}	_	±50	μΑ	2
Output high voltage	V _{OH}	2.0	_	V	_
$(LV_{DD} = min, I_{OH} = -1 mA)$					
Output low voltage	V _{OL}	_	0.4	V	_
$(LV_{DD} = min, I_{OL} = 1 mA)$					

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

This table provides the DC electrical characteristics for GIC pins operating at O/ $LV_{DD} = 1.8 \text{ V}$.

Table 126. GIC DC electrical characteristics $(O/LV_{DD} = 1.8 \text{ V})^3$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.2	_	V	1
Input low voltage	V _{IL}	_	0.6	V	1
Input current (V _{IN} = 0 V or V _{IN} = O/LV _{DD})	I _{IN}	_	±50	μΑ	2

Table continues on the next page...

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Table 126. GIC DC electrical characteristics $(O/LV_{DD} = 1.8 \text{ V})^3$ (continued)

Parameter	Symbol	Min	Max	Unit	Notes
Output high voltage	V _{OH}	1.35	_	V	_
$(O/LV_{DD} = min, I_{OH} = -0.5 mA)$					
Output low voltage	V _{OL}	_	0.4	V	_
$(O/LV_{DD} = min, I_{OL} = 0.5 mA)$					

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max O/LV_{IN} values found in Table 5.
- 2. The symbol V_{IN} , in this case, represents the O/LV $_{\text{IN}}$ symbol referenced in Table 5.
- 3. For recommended operating conditions, see Table 5.

3.24.2 GIC AC timing specifications

This table provides the GIC input and output AC timing specifications.

Table 127. GIC Input AC timing specifications²

Characteristic	Symbol	Min	Max	Unit	Notes
GIC inputs-minimum pulse width	t _{PIWID}	3	-	SYSCLKs	1

^{1.} GIC inputs and outputs are asynchronous to any visible clock. GIC outputs must be synchronized before use by any external synchronous logic. GIC inputs are required to be valid for at least t_{PIWID} ns to ensure proper operation when working in edge triggered mode.

3.25 High-speed serial interfaces (HSSI)

The chip features a Serializer/Deserializer (SerDes) interface to be used for high-speed serial interconnect applications. The SerDes interface can be used for PCI Express, SGMII, OSGMII, XFI, 1000Base-KX and serial ATA (SATA) data transfers.

This section describes the most common portion of the SerDes DC electrical specifications: the DC requirement for SerDes reference clocks. The SerDes data lane's transmitter (Tx) and receiver (Rx) reference circuits are also described.

3.25.1 Signal terms definitions

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines the terms that are used in the description and specification of differential signals.

^{2.} For recommended operating conditions, see Table 5.

This figure shows how the signals are defined. For illustration purposes only, one SerDes lane is used in the description. This figure shows the waveform for either a transmitter output (SD_TXn_P and SD_TXn_N) or a receiver input (SD_RXn_P and SD_RXn_N). Each signal swings between A volts and B volts where A > B.




Figure 88. Differential voltage definitions for transmitter or receiver

Using this waveform, the definitions are as described in the following list. To simplify the illustration, the definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment:

Single-Ended Swing

The transmitter output signals and the receiver input signals SD_TXn_P , SD_TXn_N , SD_RXn_P and SD_RXn_N each have a peak-to-peak swing of A - B volts. This is also referred to as each signal wire's single-ended swing.

Differential Output Voltage, V_{OD} (or Differential Output Swing)

The differential output voltage (or swing) of the transmitter, V_{OD} , is defined as the difference of the two complementary output voltages: $V_{SD_TXn_P} - V_{SD_TXn_N}$. The V_{OD} value can be either positive or negative.

Differential Input Voltage, V_{ID} (or Differential Input Swing)

The differential input voltage (or swing) of the receiver, V_{ID} , is defined as the difference of the two complementary input voltages: $V_{SD_RXn_P}$ - $V_{SD_RXn_N}$. The V_{ID} value can be either positive or negative.

Differential Peak Voltage, V_{DIFFp}

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as the differential peak voltage, $V_{DIFFp} = |A - B|$ volts.

Differential Peak-to-Peak, V_{DIFFp-p}

Because the differential output signal of the transmitter and the differential input signal of the receiver each range from A - B to -(A - B) volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak-to-peak voltage, $V_{DIFFp-p} = 2 \times V_{DIFFp} = 2 \times |(A - B)|$ volts, which is twice the differential swing in amplitude, or twice the differential peak. For

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

example, the output differential peak-to-peak voltage can also be calculated as $V_{TX-DIFFp-p} = 2 \text{ x } |V_{OD}|$.

Differential Waveform

The differential waveform is constructed by subtracting the inverting signal (SD_TX*n*_N, for example) from the non-inverting signal (SD_TX*n*_P, for example) within a differential pair. There is only one signal trace curve in a differential waveform. The voltage represented in the differential waveform is not referenced to ground. See Figure 93 as an example for differential waveform.

Common Mode Voltage, V_{cm}

The common mode voltage is equal to half of the sum of the voltages between each conductor of a balanced interchange circuit and ground. In this example, for SerDes output, $V_{cm_out} = (V_{SD_TXn_P} + V_{SD_TXn_N}) \div 2 = (A + B) \div 2$, which is the arithmetic mean of the two complementary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. It may be different between the receiver input and driver output circuits within the same component. It is also referred to as the DC offset on some occasions.

To illustrate these definitions using real values, consider the example of a current mode logic (CML) transmitter that has a common mode voltage of 2.25 V and outputs, TD and TD_B. If these outputs have a swing from 2.0 V to 2.5 V, the peak-to-peak voltage swing of each signal (TD or TD_B) is 500 mV p-p, which is referred to as the single-ended swing for each signal. Because the differential signaling environment is fully symmetrical in this example, the transmitter output's differential swing (V_{OD}) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 mV and -500 mV. In other words, V_{OD} is 500 mV in one phase and -500 mV in the other phase. The peak differential voltage (V_{DIFFp}) is 500 mV. The peak-to-peak differential voltage ($V_{DIFFp-p}$) is 1000 mV p-p.

3.25.2 SerDes reference clocks

The SerDes reference clock inputs are applied to an internal phase-locked loop (PLL) whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clocks inputs are SD1_REF_CLK[1:2]_P and SD1_REF_CLK[1:2]_N.

SerDes may be used for various combinations of the following IP block based on the RCW Configuration field SRDS_PRTCLn:

- SGMII (1.25 Gbps or 3.125 Gbps), QSGMII (5 Gbps)
- XFI (10Gbps)
- PCIe (2.5 Gbps and 5 Gbps)
- SATA (1.5 Gbps, 3.0 Gbps and 6.0 Gbps)

The following sections describe the SerDes reference clock requirements and provide application information.

3.25.2.1 SerDes spread-spectrum clock source recommendations

SD1_REF_CLK*n*_P and SD1_REF_CLK*n*_N are designed to work with spread-spectrum clocking for the PCI Express protocol only with the spreading specification defined in Table 128. When using spread-spectrum clocking for PCI Express, both ends of the link partners should use the same reference clock. For best results, a source without significant unintended modulation must be used.

The SerDes transmitter does not support spread-spectrum clocking for the SATA protocol. The SerDes receiver does support spread-spectrum clocking on receive, which means the SerDes receiver can receive data correctly from a SATA serial link partner using spread-spectrum clocking.

Spread-spectrum clocking cannot be used if the same SerDes reference clock is shared with other non-spread-spectrum-supported protocols. For example, if spread-spectrum clocking is desired on a SerDes reference clock for the PCI Express protocol and the same reference clock is used for any other protocol, such as SATA or SGMII because of the SerDes lane usage mapping option, spread-spectrum clocking cannot be used at all.

This table provides the source recommendations for SerDes spread-spectrum clocking.

Table 128. SerDes spread-spectrum clock source recommendations ¹

Parameter	Min	Max	Unit	Notes
Frequency modulation	30	33	kHz	_
Frequency spread	+0	-0.5	%	2

Notes:

- 1. At recommended operating conditions. See Table 5.
- 2. Only down-spreading is allowed.

SerDes reference clock receiver characteristics

This figure shows a receiver reference diagram of the SerDes reference clocks.

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019




Figure 89. Receiver of SerDes reference clocks

The characteristics of the clock signals are as follows:

- The SerDes transceiver's core power supply voltage requirements (S1V_{DD}) are as specified in Table 5.
- The SerDes reference clock receiver reference circuit structure is as follows:
 - The SD1_REF_CLK*n*_P and SD1_REF_CLK*n*_N are internally AC-coupled differential inputs as shown in Figure 89. Each differential clock input (SD1_REF_CLK*n*_P or SD1_REF_CLK*n*_N) has on-chip 50-Ω termination to SGND*n* followed by on-chip AC-coupling.
 - The external reference clock driver must be able to drive this termination.
 - The SerDes reference clock input can be either differential or single-ended. See the differential mode and single-ended mode descriptions in Signal terms definitions for detailed requirements.
- The maximum average current requirement also determines the common mode voltage range.
 - When the SerDes reference clock differential inputs are DC coupled externally with the clock driver chip, the maximum average current allowed for each input pin is 8 mA. In this case, the exact common mode input voltage is not critical as long as it is within the range allowed by the maximum average current of 8 mA because the input is AC-coupled on-chip.
 - This current limitation sets the maximum common mode input voltage to be less than 0.4 V (0.4 V ÷ 50 = 8 mA) while the minimum common mode input level is 0.1 V above SGNDn. For example, a clock with a 50/50 duty cycle can be produced by a clock driver with output driven by its current source from 0 mA to 16 mA (0-0.8 V), such that each phase of the differential input has a single-ended swing from 0 V to 800 mV with the common mode voltage at 400 mV.
 - If the device driving the SD1_REF_CLKn_P and SD1_REF_CLKn_N inputs cannot drive 50 Ω to SGNDn DC or the drive strength of the clock driver chip exceeds the maximum input current limitations, it must be AC-coupled off-chip.
- The input amplitude requirement is described in detail in the following sections.

215

3.25.2.3 DC-level requirements for SerDes reference clocks

The DC-level requirements for the SerDes reference clock inputs are different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs, as described below:

- Differential Mode
 - The input amplitude of the differential clock must be between 400 mV and 1600 mV differential peak-to-peak (or between 200 mV and 800 mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing of less than 800 mV and greater than 200 mV. This requirement is the same for both external DC-coupled or AC-coupled connection.
 - For an external DC-coupled connection, as described in Figure 89, the maximum average current requirements set the requirement for average voltage (common mode voltage) as between 100 mV and 400 mV.
 - This figure shows the SerDes reference clock input requirement for a DC-coupled connection scheme.




Figure 90. Differential reference clock input DC requirements (external DC-coupled)

- For an external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Because the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different common mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGNDn. Each signal wire of the differential inputs is allowed to swing below and above the common mode voltage (SGNDn).
- This figure shows the SerDes reference clock input requirement for an AC-coupled connection scheme.




Figure 91. Differential reference clock input DC requirements (external AC-coupled)

- Single-ended mode
 - The reference clock can also be single-ended. The SD1_REF_CLK*n*_P input amplitude (single-ended swing) must be between 400 mV and 800 mV peak-topeak (from V_{MIN} to V_{MAX}) with SD1_REF_CLKn_N either left unconnected or tied to ground.
 - To meet the input amplitude requirement, the reference clock inputs may need to be externally DC- or AC-coupled. For the best noise performance, the reference of the clock could be DC- or AC-coupled into the unused phase (SD1 REF CLKn N) through the same source impedance as the clock input (SD1 REF CLKn P) in use.
 - The SD1_REF_CLKn_P input average voltage must be between 200 and 400 mV.
 - This figure shows the SerDes reference clock input requirement for single-ended signaling mode.




Figure 92. Single-ended reference clock input DC requirements

3.25.2.4 AC requirements for SerDes reference clocks

This table provides the AC requirements for SerDes reference clocks for PCI Express protocols running at data rates up to 5 Gb/s.

217

This includes PCI Express (2.5 and 5 GT/s), QSGMII (5Gbps), SGMII (1.25 Gbps and 3.125 Gbps), and SATA (1.5, 3.0 and 6.0 Gbps). SerDes reference clocks need to be verified by the customer's application design.

Table 129. SD1_REF_CLKn_P and SD1_REF_CLKn_N input clock requirements (S1V_{DD}) ¹

Parameter	Symbol	Min	Тур	Max	Unit	Notes
SD1_REF_CLKn_P/SD1_REF_CLKn_N frequency range	t _{CLK_REF}	_	100/125/156.25	_	MHz	2
SD1_REF_CLKn_P/SD1_REF_CLKn_N clock frequency tolerance	t _{CLK_TOL}	-300	_	300	ppm	3
SD1_REF_CLKn_P/SD1_REF_CLKn_N clock frequency tolerance	t _{CLK_TOL}	-100	_	100	ppm	4
SD1_REF_CLKn_P/SD1_REF_CLKn_N reference clock duty cycle	t _{CLK_DUTY}	40	50	60	%	5
SD1_REF_CLKn_P/SD1_REF_CLKn_N max deterministic peak-to-peak jitter at 10 ⁻⁶ BER	t _{CLK_DJ}	_	_	42	ps	
SD1_REF_CLK <i>n</i> _P/SD1_REF_CLK <i>n</i> _N total reference clock jitter at 10 ⁻⁶ BER (peak-to-peak jitter at refClk input)	t _{CLK_TJ}	_	_	86	ps	6
SD1_REF_CLKn_P/SD1_REF_CLKn_N 10 kHz to 1.5 MHz RMS jitter	t _{REFCLK-LF-RMS}	_	_	3	ps RMS	7
SD1_REF_CLK <i>n</i> _P/SD1_REF_CLK <i>n</i> _N > 1.5 MHz to Nyquist RMS jitter	t _{REFCLK-HF-RMS}	_	_	3.1	ps RMS	7
SD1_REF_CLKn_P/SD1_REF_CLKn_N rising/ falling edge rate	t _{CLKRR} /t _{CLKFR}	0.6	_	4	V/ns	9
Differential input high voltage	V _{IH}	150	_	_	mV	5
Differential input low voltage	V _{IL}		_	-150	mV	5
Rising edge rate (SD1_REF_CLKn_P) to falling edge rate (SD1_REF_CLKn_N) matching	Rise-Fall Matching	_	_	20	%	10, 11

Notes:

- 1. For recommended operating conditions, see Table 5.
- 2. **Caution:** Only 100, 125 and 156.25 MHz frequencies have been tested. In-between values do not work correctly with the rest of the system.
- 3. For PCI Express (2.5 and 5 GT/s).
- 4. For SGMII and QSGMII.
- 5. Measurement taken from differential waveform.
- 6. Limits from PCI Express CEM Rev 2.0.
- 7. For PCI Express 5 GT/s, per PCI Express base specification Rev 3.0.
- 9. Measured from -150 mV to +150 mV on the differential waveform (derived from SD1_REF_CLK*n*_P minus SD1_REF_CLK*n*_N). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing. See Figure 93.
- 10. Measurement taken from single-ended waveform.
- 11. Matching applies to rising edge for SD1_REF_CLK*n*_P and falling edge rate for SD1_REF_CLK*n*_N. It is measured using a +/-75 mV window centered on the median cross point where SD1_REF_CLK*n*_P rising meets SD1_REF_CLK*n*_N falling. The median cross point is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The rise edge rate of SD1_REF_CLK*n*_P must be compared to the fall edge rate of SD1_REF_CLK*n*_N, the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 94.

Electrical characteristics

This table lists the AC requirements for SerDes reference clocks for protocols running at data rates greater than 8 GBaud.

This includes XFI (10.3125 GBaud), SerDes reference clocks to be guaranteed by the customer's application design.

Table 130. SD1_REF_CLKn_P/SD1_REF_CLKn_N input clock requirements (S1V_{DD})¹

Parameter	Symbol	Min	Тур	Max	Unit	Notes
SD1_REF_CLKn_P/SD1_REF_CLKn_N frequency range	t _{CLK_REF}	-	156.25	-	MHz	2
SD1_REF_CLKn_P/SD1_REF_CLKn_N clock frequency tolerance	t _{CLK_TOL}	-100	-	100	ppm	-
SD1_REF_CLKn_P/SD1_REF_CLKn_N reference clock duty cycle	t _{CLK_DUTY}	40	50	60	%	3
SD1_REF_CLKn_P/SD1_REF_CLKn_N single side band noise	@1 kHz	-	-	-85	dBC/Hz	4
SD1_REF_CLKn_P/SD1_REF_CLKn_N single side band noise	@10 kHz	-	-	-108	dBC/Hz	4
SD1_REF_CLKn_P/SD1_REF_CLKn_N single side band noise	@100 kHz	-	-	-128	dBC/Hz	4
SD1_REF_CLKn_P/SD1_REF_CLKn_N single side band noise	@1 MHz	-	-	-138	dBC/Hz	4
SD1_REF_CLKn_P/SD1_REF_CLKn_N single side band noise	@10MHz	-	-	-138	dBC/Hz	4
SD1_REF_CLKn_P/SD1_REF_CLKn_N random jitter (1.2 MHz to 15 MHz)	t _{CLK_RJ}	-	-	0.8	ps	-
SD1_REF_CLKn_P/SD1_REF_CLKn_N total reference clock jitter at 10 ⁻¹² BER (1.2 MHz to 15 MHz)	t _{CLK_TJ}	-	-	11	ps	-
SD1_REF_CLKn_P/SD1_REF_CLKn_N spurious noise (1.2 MHz to 15 MHz)	-	-	-	-75	dBC	-

Notes:

- 1. For recommended operating conditions, see Table 5.
- 2. Caution: Only 156.25 have been tested. In-between values do not work correctly with the rest of the system.
- 3. Measurement taken from differential waveform.
- 4. Per XFP Spec. Rev 4.5, the Module Jitter Generation spec at XFI Optical Output is 10mUI (RMS) and 100 mUI (p-p). In the CDR mode the host is contributing 7 mUI (RMS) and 50 mUI (p-p) jitter.

This figure shows the differential measurement points for rise and fall time.

219




Figure 93. Differential measurement points for rise and fall time

This figure shows the single-ended measurement points for rise and fall time matching.




Figure 94. Single-ended measurement points for rise and fall time matching

3.25.3 SerDes transmitter and receiver reference circuits

This figure shows the reference circuits for SerDes data lane's transmitter and receiver.



Figure 95. SerDes transmitter and receiver reference circuits

The DC and AC specifications of the SerDes data lanes are defined in each interface protocol section below based on the application usage:

Electrical characteristics

- PCI Express
- Serial ATA (SATA) interface
- SGMII interface
- QSGMII interface
- XFI interface

Note that an external AC-coupling capacitor is required for the above serial transmission protocols with the capacitor value defined in the specification of each protocol section.

3.25.4 PCI Express

This section describes the clocking dependencies, as well as the DC and AC electrical specifications for the PCI Express bus.

3.25.4.1 Clocking dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 ppm of each other at all times. This is specified to allow bit rate clock sources with a ± 300 ppm tolerance.

3.25.4.2 PCI Express DC physical layer specifications

This section contains the DC specifications for the physical layer of PCI Express on this chip.

3.25.4.2.1 PCI Express DC physical layer transmitter specifications

This section discusses the PCI Express DC physical layer transmitter specifications for 2.5 GT/s and 5 GT/s.

This table defines the PCI Express 2.0 (2.5 GT/s) DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

Table 131. PCI Express 2.0 (2.5 GT/s) differential transmitter output DC specifications $(X1V_{DD} = 1.35 \text{ V})^1$

Parameter	Symbol	Min	Typical	Max	Units	Notes
Differential peak-to-peak output voltage	V _{TX-DIFFp-p}	800	1000	1200	mV	$V_{TX-DIFFp-p} = 2 x \mid V_{TX-D+} - V_{TX-D-} \mid$
De-emphasized differential output voltage (ratio)	V _{TX-DE-RATIO}	3.0	3.5	4.0		Ratio of the $V_{TX\text{-DIFFp-p}}$ of the second and following bits after a transition divided by the $V_{TX\text{-DIFFp-p}}$ of the first bit after a transition.

Table continues on the next page...

Table 131. PCI Express 2.0 (2.5 GT/s) differential transmitter output DC specifications $(X1V_{DD} = 1.35 \text{ V})^1 \text{ (continued)}$

Parameter	Symbol	Min	Typical	Max	Units	Notes
DC differential transmitter impedance	Z _{TX-DIFF-DC}	80	100	120	Ω	Transmitter DC differential mode low Impedance
Transmitter DC impedance	Z _{TX-DC}	40	50	60	I	Required transmitter D+ as well as D- DC Impedance during all states
Notos			!			

1. For recommended operating conditions, see Table 5.

This table defines the PCI Express 2.0 (5 GT/s) DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

Table 132. PCI Express 2.0 (5 GT/s) differential transmitter output DC specifications (X1V_{DD} $= 1.35 \text{ V})^{1}$

Parameter	Symbol	Min	Typical	Max	Units	Notes
Differential peak-to-peak output voltage	V _{TX-DIFFp-p}	800	1000	1200	mV	$V_{TX-DIFFp-p} = 2 x V_{TX-D+} - V_{TX-D-} $
Low power differential peak-to-peak output voltage	V _{TX-DIFFp-p_low}	400	500	1200	mV	$V_{TX-DIFFp-p} = 2 x \mid V_{TX-D+} - V_{TX-D-} \mid$
De-emphasized differential output voltage (ratio)	V _{TX-DE-RATIO-3.5dB}	3.0	3.5	4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition.
De-emphasized differential output voltage (ratio)	V _{TX-DE-RATIO-6.0dB}	5.5	6.0	6.5	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition.
DC differential transmitter impedance	Z _{TX-DIFF-DC}	80	100	120	Ω	Transmitter DC differential mode low impedance
Transmitter DC Impedance	Z _{TX-DC}	40	50	60	Ω	Required transmitter D+ as well as D- DC impedance during all states

Notes:

PCI Express DC physical layer receiver specifications

This section discusses the PCI Express DC physical layer receiver specifications for 2.5 GT/s and 5 GT/s.

This table defines the DC specifications for the PCI Express 2.0 (2.5 GT/s) differential input at all receivers. The parameters are specified at the component pins.

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

^{1.} For recommended operating conditions, see Table 5.

Table 133. PCI Express 2.0 (2.5 GT/s) differential receiver input DC specifications (S1V_{DD})⁴

Parameter	Symbol	Min	Тур	Max	Units	Notes
Differential input peak-to-peak voltage	V _{RX-DIFFp-p}	120	1000	1200	mV	$V_{RX-DIFFp-p} = 2 \times V_{RX-D+} - V_{RX-D-} $ See Note 1.
DC differential input impedance	Z _{RX-DIFF-DC}	80	100	120	Ω	Receiver DC differential mode impedance. See Note 2
DC input impedance	Z _{RX-DC}	40	50	60	Ω	Required receiver D+ as well as D- DC Impedance (50 \pm 20% tolerance). See Notes 1 and 2.
Powered down DC input impedance	Z _{RX-HIGH-IMP-DC}	50	-	-	kΩ	Required receiver D+ as well as D- DC Impedance when the receiver terminations do not have power. See Note 3.
Electrical idle detect threshold	V _{RX-IDLE-DET-}	65	-	175	mV	$V_{\text{RX-IDLE-DET-DIFFp-p}} = 2 \text{ x } V_{\text{RX-D+}} \text{-V}_{\text{RX-D}}$
						Measured at the package pins of the receiver

- 1. Measured at the package pins with a test load of 50Ω to GND on each pin.
- 2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
- 3. The receiver DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the receiver ground.
- 4. For recommended operating conditions, see Table 5.

This table defines the DC specifications for the PCI Express 2.0 (5 GT/s) differential input at all receivers. The parameters are specified at the component pins.

Table 134. PCI Express 2.0 (5 GT/s) differential receiver input DC specifications (S1V_{DD})⁴

Parameter	Symbol	Min	Тур	Max	Units	Notes
Differential input peak-to-peak voltage	V _{RX-DIFFp-p}	120	1000	1200	mV	$V_{RX-DIFFp-p} = 2 \times V_{RX-D+} - V_{RX-D-} $ See Note 1.
DC differential input impedance	Z _{RX-DIFF-DC}	80	100	120	Ω	Receiver DC differential mode impedance. See Note 2
DC input impedance	Z _{RX-DC}	40	50	60	Ω	Required receiver D+ as well as D- DC Impedance (50 \pm 20% tolerance). See Notes 1 and 2.
Powered down DC input impedance	Z _{RX-HIGH-IMP-DC}	50	-	-	kΩ	Required receiver D+ as well as D-DC Impedance when the receiver terminations do not have power. See Note 3.
Electrical idle detect threshold	V _{RX-IDLE-DET-} DIFFp-p	65	-	175	mV	$V_{RX\text{-IDLE-DET-DIFFp-p}} = 2 \text{ x } IV_{RX\text{-D+}} - V_{RX\text{-D-}} $ Measured at the package pins of the receiver

Table continues on the next page...

Table 134. PCI Express 2.0 (5 GT/s) differential receiver input DC specifications (S1V_{DD})⁴ (continued)

Parameter Symbol Min Typ	Max Units	Notes
--------------------------	-----------	-------

- 1. Measured at the package pins with a test load of 50 Ω to GND on each pin.
- 2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
- 3. The receiver DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the receiver ground.
- 4. For recommended operating conditions, see Table 5.

3.25.4.3 PCI Express AC physical layer specifications

This section describes the AC specifications for the physical layer of PCI Express on this device.

3.25.4.3.1 PCI Express AC physical layer transmitter specifications

This section discusses the PCI Express AC physical layer transmitter specifications for 2.5 GT/s and 5 GT/s.

This table defines the PCI Express 2.0 (2.5 GT/s) AC specifications for the differential output at all transmitters. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 135. PCI Express 2.0 (2.5 GT/s) differential transmitter output AC specifications⁴

Parameter	Symbol	Min	Тур	Max	Units	Notes
Unit interval	UI	399.88	400	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for spread-spectrum clock dictated variations.
Minimum transmitter eye width	T _{TX-EYE}	0.75	-	-	UI	The maximum transmitter jitter can be derived as T _{TX-MAX-JITTER} = 1 - T _{TX-EYE} = 0.25 UI. Does not include spread-spectrum or RefCLK jitter. Includes device random jitter at 10 ⁻¹² . See Notes 1 and 2.
Maximum time between the jitter median and maximum deviation from the median	T _{TX-EYE-MEDIAN-} to- MAX-JITTER	-	-	0.125	UI	Jitter is defined as the measurement variation of the crossing points (V _{TX-DIFFp-p} = 0 V) in relation to a recovered transmitter UI. A recovered transmitter UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all

Table continues on the next page...

Electrical characteristics

Table 135. PCI Express 2.0 (2.5 GT/s) differential transmitter output AC specifications⁴ (continued)

Parameter	Symbol	Min	Тур	Max	Units	Notes
						edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the transmitter UI. See Notes 1 and 2.
AC coupling capacitor	Стх	75	-	200	nF	All transmitters must be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See Note 3.

Notes:

- 1. Specified at the measurement point into a timing and voltage test load as shown in Figure 97 and measured over any 250 consecutive transmitter UIs.
- 2. A $T_{TX-EYE} = 0.75$ UI provides for a total sum of deterministic and random jitter budget of $T_{TX-JITTER-MAX} = 0.25$ UI for the transmitter collected over any 250 consecutive transmitter UIs. The $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ median is less than half of the total transmitter jitter budget collected over any 250 consecutive transmitter UIs. It must be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 3. The chip's SerDes transmitter does not have CTX built-in. An external AC coupling capacitor is required.
- 4. For recommended operating conditions, see Table 5.

This table defines the PCI Express 2.0 (5 GT/s) AC specifications for the differential output at all transmitters. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 136. PCI Express 2.0 (5 GT/s) differential transmitter output AC specifications³

Parameter	Symbol	Min	Тур	Max	Units	Notes
Unit Interval	UI	199.94	200.00	200.06	ps	Each UI is 200 ps ± 300 ppm. UI does not account for spread-spectrum clock dictated variations.
Minimum transmitter eye width	T _{TX-EYE}	0.75	-	-	UI	The maximum transmitter jitter can be derived as: $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.25 UI$. See Note 1.
Transmitter RMS deterministic jitter > 1.5 MHz	T _{TX-HF-DJ-DD}	-	-	0.15	UI	-
Transmitter RMS deterministic jitter < 1.5 MHz	T _{TX-LF-RMS}	-	3.0	-	ps	Reference input clock RMS jitter (< 1.5 MHz) at pin < 1 ps
AC coupling capacitor	C _{TX}	75	-	200	nF	All transmitters must be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See Note 2.

Notes:

- 1. Specified at the measurement point into a timing and voltage test load as shown in Figure 97 and measured over any 250 consecutive transmitter UIs.
- 2. The chip's SerDes transmitter does not have C_{TX} built-in. An external AC coupling capacitor is required.
- 3. For recommended operating conditions, see Table 5.

3.25.4.3.2 PCI Express AC physical layer receiver specifications

This section discusses the PCI Express AC physical layer receiver specifications for 2.5 GT/s and 5 GT/s.

This table defines the AC specifications for the PCI Express 2.0 (2.5 GT/s) differential input at all receivers. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 137. PCI Express 2.0 (2.5 GT/s) differential receiver input AC specifications⁴

Parameter	Symbol	Min	Тур	Max	Units	Notes
Unit Interval	UI	399.88	400.00	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for spread-spectrum clock dictated variations.
Minimum receiver eye width	T _{RX-EYE}	0.4	-	-	UI	The maximum interconnect media and transmitter jitter that can be tolerated by the receiver can be derived as T _{RX-MAX-JITTER} = 1 - T _{RX-EYE} = 0.6 UI. See Notes 1 and 2.
Maximum time between the jitter median and maximum deviation from the median.	T _{RX-EYE-MEDIAN-} to-MAX-JITTER	-	-	0.3	UI	Jitter is defined as the measurement variation of the crossing points (V _{RX-DIFFp-p} = 0 V) in relation to a recovered transmitter UI. A recovered transmitter UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the transmitter UI. See Notes 1, 2 and 3.

Notes:

- 1. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 97 must be used as the receiver device when taking measurements. If the clocks to the receiver and transmitter are not derived from the same reference clock, the transmitter UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- 2. A $T_{RX-EYE} = 0.40$ UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the transmitter and interconnect collected any 250 consecutive UIs. The TRX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive transmitter UIs. It must be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the receiver and transmitter are not derived from the same reference clock, the transmitter UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- 3. It is recommended that the recovered transmitter UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.
- 4. For recommended operating conditions, see Table 5.

This table defines the AC specifications for the PCI Express 2.0 (5 GT/s) differential input at all receivers. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Table 138. PCI Express 2.0 (5 GT/s) differential receiver input AC specifications¹

Parameter	Symbol	Min	Тур	Max	Units	Notes
Unit Interval	UI	199.40	200.00	200.06	ps	Each UI is 200 ps ± 300 ppm. UI does not account for spread-spectrum clock dictated variations.
Max receiver inherent timing error	T _{RX-TJ-CC}	-	-	0.4	UI	The maximum inherent total timing error for common RefClk receiver architecture
Max receiver inherent deterministic timing error	T _{RX-DJ-DD-CC}	-	-	0.30	UI	The maximum inherent deterministic timing error for common RefClk receiver architecture

1. For recommended operating conditions, see Table 5.




Figure 96. Swept sinusoidal jitter mask

3.25.4.4 Test and measurement load

The AC timing and voltage parameters must be verified at the measurement point. The package pins of the device must be connected to the test/measurement load within 0.2 inches of that load, as shown in the following figure.

NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary. If the vendor

does not explicitly state where the measurement point is located, the measurement point is assumed to be the D+ and D-package pins.




Figure 97. Test and measurement load

3.25.5 Serial ATA (SATA) interface

This section describes the DC and AC electrical specifications for the SATA interface.

3.25.5.1 SATA DC electrical characteristics

This section describes the DC electrical characteristics for SATA.

3.25.5.1.1 SATA DC transmitter output characteristics

This table provides the differential transmitter output DC characteristics for the SATA interface at Gen1i/1m or 1.5 Gbits/s transmission.

Table 139. Gen1i/1m 1.5 G transmitter DC specifications $(X1V_{DD} = 1.35 \text{ V})^3$

Parameter	Symbol	Min	Тур	Max	Units	Notes
Tx differential output voltage	V _{SATA_TXDIFF}	400	500	600	mV p-p	1
Tx differential pair impedance	Z _{SATA_TXDIFFIM}	85	100	115	Ω	2

Notes:

- 1. Terminated by 50 Ω load.
- 2. DC impedance.
- 3. For recommended operating conditions, see Table 5.

Electrical characteristics

This table provides the differential transmitter output DC characteristics for the SATA interface at Gen2i/2m or 3.0 Gbits/s transmission.

Table 140. Gen 2i/2m 3 G transmitter DC specifications $(X1V_{DD} = 1.35 \text{ V})^2$

Parameter	Symbol	Min	Тур	Max	Units	Notes
Transmitter differential output voltage	V _{SATA_TXDIFF}	400	_	700	mV p-p	1
Transmitter differential pair impedance	Z _{SATA_TXDIFFIM}	85	100	115	Ω	_

Notes:

- 1. Terminated by 50 Ω load.
- 2. For recommended operating conditions, see Table 5.

This table provides the differential transmitter output DC characteristics for the SATA interface at Gen 3i transmission.

Table 141. Gen 3i transmitter DC specifications $(X1V_{DD} = 1.35 \text{ V})^2$

Parameter	Symbol	Min	Тур	Max	Units	Notes
Transmitter differential output voltage	V _{SATA_TXDIFF}	240	_	900	mV p-p	1
Transmitter differential pair impedance	Z _{SATA_TXDIFFIM}	85	100	115	Ω	_

Notes:

- 1. Terminated by 50 Ω load.
- 2. For recommended operating conditions, see Table 5.

3.25.5.1.2 SATA DC receiver input characteristics

This table provides the Gen1i/1m or 1.5 Gbits/s differential receiver input DC characteristics for the SATA interface.

Table 142. Gen1i/1m 1.5 G receiver input DC specifications (S1V_{DD})³

Parameter	Symbol	Min	Typical	Max	Units	Notes
Differential input voltage	V _{SATA_RXDIFF}	240	500	600	mV p-p	1
Differential receiver input impedance	Z _{SATA_RXSEIM}	85	100	115	Ω	2
OOB signal detection threshold	V _{SATA_OOB}	50	120	240	mV p-p	1

Notes:

- 1. Voltage relative to common of either signal comprising a differential pair.
- 2. DC impedance.
- 3. For recommended operating conditions, see Table 5.

This table provides the Gen2i/2m or 3 Gbits/s differential receiver input DC characteristics for the SATA interface.

Table 143. Gen2i/2m 3 G receiver input DC specifications (S1V_{DD})³

Parameter	Symbol	Min	Typical	Max	Units	Notes
Differential input voltage	V _{SATA_RXDIFF}	240	_	750	mV p-p	1
Differential receiver input impedance	Z _{SATA_RXSEIM}	85	100	115	Ω	2
OOB signal detection threshold	V _{SATA_OOB}	75	120	240	mV p-p	2

- 1. Voltage relative to common of either signal comprising a differential pair.
- 2. DC impedance.
- 3. For recommended operating conditions, see Table 5.

This table provides the Gen 3i differential receiver input DC characteristics for the SATA interface.

Table 144. Gen 3i receiver input DC specifications (S1V_{DD})³

Parameter	Symbol	Min	Typical	Max	Units	Notes
Differential input voltage	V _{SATA_RXDIFF}	240	_	1000	mV p-p	1
Differential receiver input impedance	Z _{SATA_RXSEIM}	85	100	115	Ω	2
OOB signal detection threshold	_	75	120	200	mV p-p	_

Notes:

- 1. Voltage relative to common of either signal comprising a differential pair.
- 2. DC impedance.
- 3. For recommended operating conditions, see Table 5.

3.25.5.2 SATA AC timing specifications

This section describes the SATA AC timing specifications.

3.25.5.2.1 AC requirements for SATA REF_CLK

This table provides the AC requirements for the SATA reference clock. These requirements must be guaranteed by the customer's application design.

Table 145. SATA reference clock input requirements⁶

Parameter	Symbol	Min	Тур	Max	Unit	Notes
SD1_REF_CLK1_P/SD1_REF_CLK1_N frequency range	t _{CLK_REF}	_	100/125	_	MHz	1
SD1_REF_CLK1_P/SD1_REF_CLK1_N clock frequency tolerance	t _{CLK_TOL}	-350	_	+350	ppm	_
SD1_REF_CLK1_P/SD1_REF_CLK1_N reference clock duty cycle	t _{CLK_DUTY}	40	50	60	%	5

Table continues on the next page...

Table 145. SATA reference clock input requirements⁶ (continued)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
SD1_REF_CLK1_P/SD1_REF_CLK1_N cycle-to-cycle clock jitter (period jitter)	t _{CLK_CJ}	_	_	100	ps	2
SD1_REF_CLK1_P/SD1_REF_CLK1_N total reference clock jitter, phase jitter (peak-to-peak)	t _{CLK_PJ}	-50	_	+50	ps	2, 3, 4

- 1. Caution: Only 100 and 125 MHz have been tested. In-between values do not work correctly with the rest of the system.
- 2. At RefClk input.
- 3. In a frequency band from 150 kHz to 15 MHz at BER of 10⁻¹².
- 4. Total peak-to-peak deterministic jitter must be less than or equal to 50 ps.
- 5. Measurement taken from differential waveform.
- 6. For recommended operating conditions, see Table 5.

3.25.5.2.2 AC transmitter output characteristics

This table provides the differential transmitter output AC characteristics for the SATA interface at Gen 1i/1m or 1.5 Gbits/s transmission. The AC timing specifications do not include RefClk jitter.

Table 146. Gen 1i/1m 1.5 G transmitter AC specifications²

Parameter	Symbol	Min	Тур	Max	Units	Notes
Channel speed	t _{CH_SPEED}	_	1.5	_	Gbps	_
Unit interval	T _{UI}	666.4333	666.6667	670.2333	ps	_
Total jitter data-data 5 UI	U _{SATA_TXTJ5UI}	_	_	0.355	UI p-p	1
Total jitter, data-data 250 UI	U _{SATA_TXTJ250UI}	_	_	0.47	UI p-p	1
Deterministic jitter, data-data 5 UI	U _{SATA_TXDJ5UI}	_	_	0.175	UI p-p	1
Deterministic jitter, data-data 250 UI	U _{SATA_TXDJ250UI}	_	_	0.22	UI p-p	1

Notes:

- 1. Measured at transmitter output pins peak-to-peak phase variation; random data pattern.
- 2. For recommended operating conditions, see Table 5.

This table provides the differential transmitter output AC characteristics for the SATA interface at Gen 2i/2m or 3.0 Gbits/s transmission. The AC timing specifications do not include RefClk jitter.

Table 147. Gen 2i/2m 3 G transmitter AC specifications²

Parameter	Symbol	Min	Тур	Max	Units	Notes
Channel speed	t _{CH_SPEED}	_	3.0	_	Gbps	_
Unit Interval	T _{UI}	333.2167	333.3333	335.1167	ps	_

Table continues on the next page...

231

Table 147. Gen 2i/2m 3 G transmitter AC specifications² (continued)

Parameter	Symbol	Min	Тур	Max	Units	Notes
Total jitter f _{C3dB} = f _{BAUD} ÷ 500	U _{SATA_TXTJfB/500}	_	_	0.37	UI p-p	1
Total jitter f _{C3dB} = f _{BAUD} ÷ 1667	U _{SATA_TXTJfB/1667}	_	_	0.55	UI p-p	1
Deterministic jitter, f _{C3dB} = f _{BAUD} ÷ 500	U _{SATA_TXDJfB/500}	_	_	0.19	UI p-p	1
Deterministic jitter, f _{C3dB} = f _{BAUD} ÷ 1667	U _{SATA_TXDJfB/1667}		_	0.35	UI p-p	1

Notes:

- 1. Measured at transmitter output pins peak-to-peak phase variation; random data pattern.
- 2. For recommended operating conditions, see Table 5.

This table provides the differential transmitter output AC characteristics for the SATA interface at Gen 3i transmission. The AC timing specifications do not include RefClk jitter.

Table 148. Gen 3i transmitter AC specifications

Parameter	Symbol	Min	Тур	Max	Units
Speed	_	_	6.0	_	Gb/s
Total jitter before and after compliance interconnect channel	J _T	_	_	0.52	UI p-p
Random jitter before compliance interconnect channel		_	_	0.18	UI p-p
Unit interval	UI	166.6083	166.6667	167.5583	ps

3.25.5.2.3 AC differential receiver input characteristics

This table provides the Gen1i/1m or 1.5 Gbits/s differential receiver input AC characteristics for the SATA interface. The AC timing specifications do not include RefClk jitter.

Table 149. Gen 1i/1m 1.5 G receiver AC specifications²

Parameter	Symbol	Min	Typical	Max	Units	Notes
Unit Interval	T _{UI}	666.4333	666.6667	670.2333	ps	_
Total jitter data-data 5 UI	U _{SATA_RXTJ5UI}	_	_	0.43	UI p-p	1
Total jitter, data-data 250 UI	U _{SATA_RXTJ250UI}	_	_	0.60	UI p-p	1
Deterministic jitter, data-data 5 UI	U _{SATA_RXDJ5UI}	_	_	0.25	UI p-p	1
Deterministic jitter, data-data 250 UI	U _{SATA_RXDJ250UI}	_	_	0.35	UI p-p	1

Notes:

- 1. Measured at the receiver.
- 2. For recommended operating conditions, see Table 5.

Hardware design considerations

This table provides the differential receiver input AC characteristics for the SATA interface at Gen2i/2m or 3.0 Gbits/s transmission. The AC timing specifications do not include RefClk jitter.

Table 150. Gen 2i/2m 3 G receiver AC specifications²

Parameter	Symbol	Min	Typical	Max	Units	Notes
Unit Interval	T _{UI}	333.2167	333.3333	335.1167	ps	_
Total jitter f _{C3dB} = f _{BAUD} ÷ 500	U _{SATA_RXTJfB/500}	_	_	0.60	UI p-p	1
Total jitter f _{C3dB} = f _{BAUD} ÷ 1667	U _{SATA_RXTJfB/1667}	_	_	0.65	UI p-p	1
Deterministic jitter, f _{C3dB} = f _{BAUD} ÷ 500	U _{SATA_RXDJfB/500}	_	_	0.42	UI p-p	1
Deterministic jitter, f _{C3dB} = f _{BAUD} ÷ 1667	U _{SATA_RXDJfB/1667}	_	_	0.35	UI p-p	1

Notes:

- 1. Measured at the receiver.
- 2. For recommended operating conditions, see Table 5.

This table provides the differential receiver input AC characteristics for the SATA interface at Gen 3i transmission The AC timing specifications do not include RefClk jitter.

Table 151. Gen 3i receiver AC specifications²

Parameter	Symbol	Min	Typical	Max	Units	Notes
Total jitter after compliance interconnect channel	J_{T}	_	_	0.60	UI p-p	1
Random jitter before compliance interconnect channel	J_R	_	_	0.18	UI p-p	1
Unit interval: 6.0 Gb/s	UI	166.6083	166.6667	167.5583	ps	_

Notes:

- 1. Measured at the receiver.
- 2. The AC specifications do not include RefClk jitter.

4 Hardware design considerations

4.1 System clocking

This section describes the PLL configuration of the chip.

4.1.1 PLL characteristics

Characteristics of the chip's PLLs include the following:

- Core cluster CGA PLL1 generates a clock for all the cores and/or FMAN, from the externally supplied SYSCLK or LVDS generated (single ended) input.
- Core cluster CGA PLL2 generates a clock for all the cores and/or FMAN & eSDHC, from the externally supplied SYSCLK or LVDS generated (single ended) input.
- The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in Platform to SYSCLK PLL ratio.
- The DDR block PLL generates an asynchronous DDR clock from the externally supplied DDRCLK input.
- The 4 lane SerDes blocks has two PLLs which generate a clock from their respective externally supplied SD1_REF_CLKn_P/SD1_REF_CLKn_N inputs. The frequency ratio is selected using the SerDes PLL RCW configuration bits as described in Valid reference clocks and PLL configurations for SerDes protocols.

4.1.2 Clock ranges

This table provides the clocking specifications for the processor core, platform, memory, and integrated flash controller.

Table 152.	Processor, platform	, and memory clo	ocking specification	$s (V_{DD} = 0.9 V)$
-------------------	---------------------	------------------	----------------------	----------------------

Characteristic	Maxi	mum proces	Unit	Notes		
	100	1000 MHz		1200 MHz		
	Min	Max	Min	Max		
Core cluster group PLL frequency	1000	1000	1000	1200	MHz	1
Platform clock frequency	256	300	256	300	MHz	1
Memory Bus Clock Frequency (DDR3L)	500	650	500	650	MHz	1, 2, 3
Memory Bus Clock Frequency (DDR4)	650	650	650	650	MHz	1, 3
IFC clock frequency	-	100	-	100	MHz	4
FMan	350	500	350	500	MHz	-

Caution: The platform clock to SYSCLK ratio and core to SYSCLK ratio settings must be chosen such that the resulting SYSCLK frequency, core frequency, and platform clock frequency do not exceed their respective maximum or minimum operating frequencies.

^{2.} The memory bus clock speed is half the DDR3L/DDR4 data rate. DDR3L memory bus clock frequency is limited to min = 1000 MT/s whereas DDR4 memory bus clock frequency is limited to min/max = 1300 MT/s.

^{3.} The memory bus clock speed is dictated by its own PLL.

^{4.} The integrated flash controller (IFC) clock speed on IFC_CLK[0:1] is determined by the IFC module input clock (platform clock / 2) divided by the IFC ratio programmed in CCR[CLKDIV]. See the chip reference manual for more information.

Hardware design considerations

Table 152. Processor, platform, and memory clocking specifications ($V_{DD} = 0.9 \text{ V}$)

Characteristic	Maximum processor core frequency				Unit	Notes
	1000 MHz		1200 MHz			
	Min	Max	Min	Max		

^{5.} The minimum platform frequency should meet the requirements in Minimum platform frequency requirements for highspeed interfaces.

Table 153. Processor, platform, and memory clocking specifications ($V_{DD} = 1.0 \text{ V}$)

Characteristic		Maximum processor core frequency						Unit	Notes	
	100	0 MHz	120	1200 MHz		1400 MHz		MHz	Ī	
	Min	Max	Min	Max	Min	Max	Min	Max	1	
Core cluster group PLL frequency	1000	1000	1000	1200	1000	1400	1000	1600	MHz	1
Platform clock frequency	256	300	256	300	256	300	256	400	MHz	1
Memory Bus Clock Frequency (DDR3L)	500	800	500	800	500	800	500	800	MHz	1, 2, 3
Memory Bus Clock Frequency (DDR4)	650	800	650	800	650	800	650	800	MHz	1, 3
IFC clock frequency	-	100	-	100	-	100	-	100	MHz	4
FMan	350	500	350	500	350	500	350	500	MHz	

^{1.} **Caution:**The platform clock to SYSCLK ratio and core to SYSCLK ratio settings must be chosen such that the resulting SYSCLK frequency, core frequency, and platform clock frequency do not exceed their respective maximum or minimum operating frequencies.

4.1.2.1 DDR clock ranges

The DDR memory controller can run only in asynchronous mode, where the memory bus is clocked with the clock provided on the DDRCLK input pin, which has its own dedicated PLL.

This table provides the clocking specifications for the memory bus.

^{6.} For supported voltage/frequency options, refer to orderable part list of QorIQ LS1043A and LS1023A Multicore Communications Processors at www.nxp.com

^{2.} The memory bus clock speed is half the DDR3L/DDR4 data rate. DDR3L memory bus clock frequency is limited to min = 1000 MT/s whereas DDR4 memory bus clock frequency is limited to min = 1300 MT/s.

^{3.} The memory bus clock speed is dictated by its own PLL.

^{4.} The integrated flash controller (IFC) clock speed on IFC_CLK[0:1] is determined by the IFC module input clock (platform clock / 2) divided by the IFC ratio programmed in CCR[CLKDIV]. See the chip reference manual for more information.

^{5.} The minimum platform frequency should meet the requirements in Minimum platform frequency requirements for high-speed interfaces.

^{6.} For supported voltage/frequency options, refer to orderable part list of QorlQ LS1043A and LS1023A Multicore Communications Processors at www.nxp.com

235

Table 154. Memory bus clocking specifications

Characteristic	Min Freq. (MHz)	Max Freq. (MHz)	Min Data Rate (MT/s)	Max Data Rate (MT/s)	Notes
Memory bus clock frequency and Data Rate for DDR3L	500	800	1000	1600	1, 2, 3
Memory bus clock frequency and Data Rate for DDR4	650	800	1300	1600	1, 2, 3

Notes:

- 1. **Caution:** The platform clock to SYSCLK ratio and core to platform clock ratio settings must be chosen such that the resulting SYSCLK frequency, core frequency, and platform frequency do not exceed their respective maximum or minimum operating frequencies. See Platform to SYSCLK PLL ratio, and Core cluster to SYSCLK PLL ratio, and DDR controller PLL ratios, for ratio settings.
- 2. The memory bus clock refers to the chip's memory controllers' Dn_MCK[0:1] and Dn_MCK[0:1]_B output clocks, running at half of the DDR data rate.
- 3. The memory bus clock speed is dictated by its own PLL. See DDR controller PLL ratios.
- 4. For supported voltage/frequency options, refer to orderable part list of QorlQ LS1043A and LS1023A Multicore Communications Processors at www.nxp.com

4.1.3 Platform to SYSCLK PLL ratio

This table lists the allowed platform clock to SYSCLK ratios.

Because the DDR operates asynchronously, the memory-bus clock-frequency is decoupled from the platform bus frequency.

For all valid platform frequencies supported on this chip, set the RCW Configuration field SYS_PLL_CFG = 0b00.

Table 155. Platform to SYSCLK PLL ratios

Binary Value of SYS_PLL_RAT	Platform:SYSCLK Ratio
0_0011	3:1
0_0100	4:1
0_0101	5:1
0_0110	6:1
All Others	Reserved

Notes:

1. For supported voltage/frequency options, refer to orderable part list of QorlQ LS1043A and LS1023A Multicore Communications Processors at www.nxp.com.

4.1.4 Core cluster to SYSCLK PLL ratio

The clock ratio between SYSCLK and each of the core cluster PLLs is determined by the binary value of the RCW Configuration field CGm_PLLn_RAT . This table describes the supported ratios. For all valid core cluster frequencies supported on this chip, set the RCW Configuration field $CGn_PLL_CFG = 0b00$.

This table below lists the supported asynchronous core cluster to SYSCLK ratios.

Table 156. Core cluster PLL to SYSCLK ratios

Binary value of CGm_PLLn_RAT	Core cluster:SYSCLK Ratio
00_1010	10:1
00_1011	11:1
00_1100	12:1
00_1101	13:1
00_1110	14:1
00_1111	15:1
01_0000	16:1
01_0001	17:1
01_0010	18:1
01_0011	19:1
01_0100	20:1
01_0101	21:1
01_0110	22:1
01_0111	23:1
01_1000	24:1
01_1001	25:1
All others	Reserved
Mata a .	

Notes:

4.1.5 Core complex PLL select

The clock frequency of each core is determined by the binary value of the RCW Configuration field C1_PLL_SEL. The tables describe the selections available for each core, where each individual core can select a frequency from their respective tables.

Table 157. Core PLL select

Binary Value of C1_PLL_SEL	Core cluster ratio
0000	CGA PLL1 /1

Table continues on the next page...

^{1.} For supported voltage/frequency options, see the orderable part list of QorlQ LS1043A and LS1023A multicore communications processors at www.nxp.com.

Table 157. Core PLL select (continued)

Binary Value of C1_PLL_SEL	Core cluster ratio
0001	CGA PLL1 /2
0100	CGA PLL2 /1
0101	CGA PLL2 /2

4.1.6 DDR controller PLL ratios

DDR memory controller operates asynchronous to the platform.

In asynchronous DDR mode, the DDR data rate to DDRCLK ratios supported are listed in the following table. This ratio is determined by the binary value of the RCW Configuration field MEM_PLL_RAT (bits 10-15).

The RCW Configuration field MEM_PLL_CFG (bits 8-9) must be set to MEM_PLL_CFG = 0b00 for all valid DDR PLL reference clock frequencies supported on this chip.

Table 158. DDR clock ratio

Binary value of MEM_PLL_RAT	DDR data- rate:DDRCLK ratio	Maximum supported DDR data-rate (MT/s)
00_1010	10:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.
00_1011	11:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.
00_1100	12:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.
00_1101	13:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.
00_1110	14:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.
00_1111	15:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.
01_0000	16:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.
01_0001	17:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.
01_0010	18:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.
01_0011	19:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.
01_0100	20:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.

Table continues on the next page...

Table 158. DDR clock ratio (continued)

Binary value of MEM_PLL_RAT	DDR data- rate:DDRCLK ratio	Maximum supported DDR data-rate (MT/s)
01_0101	21:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.
01_0110	22:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.
01_0111	23:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.
01_1000	24:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.
All Others	Reserved	-

4.1.7 Valid reference clocks and PLL configurations for SerDes protocols

Each supported SerDes protocol allows for a finite set of valid SerDes-related RCW fields and reference clock frequencies.

The clock ratio between each SerDes PLLs and their respective externally supplied SD1_REF_CLKn_P/SD1_REF_CLKn_N inputs is determined by a set of RCW configuration fields, SRDS_PRTCL_S1, SRDS_PLL_REF_CLK_SEL_S1, and SRDS_DIV_PEX as shown in this table.

Table 159. Valid SerDes RCW encodings and reference clocks

SerDes protocol (given lane)	Valid reference clock frequency	Valid setting for SRDS_PRTCL_S1	Valid setting for SRDS_PLL_REF _CLK_SEL_S1		Valid setting for SRDS_DIV_PEX
			PLL1	PLL2	
High Speed Serial inte	erface	•	•	•	•
PCI Express 2.5	100 MHz	Any PCIe	0: 100 MHz	0: 100 MHz	10: 2.5 G
Gbit/s (doesn't negotiate upwards)	125 MHz		1: 125 MHz	1: 125 MHz	
PCI Express 5 Gbit/s	100 MHz	Any PCIe	0: 100 MHz	0: 100 MHz	01: 5 G
(can negotiate up to 5 Gbit/s)	125 MHz		1: 125 MHz	1: 125 MHz	
SATA (1.5, 3, 6	100 MHz	Any SATA	0: 100 MHz	-	Don't Care
Gbit/s)	125 MHz	1	1: 125 MHz	-	
Networking interfaces	1	1	1	1	

Table continues on the next page...

NXP Semiconductors

^{1.} For supported voltage/frequency options, refer to orderable part list of QorlQ LS1043A and LS1023A Multicore Communications Processors at www.nxp.com.

Table 159. Valid SerDes RCW encodings and reference clocks (continued)

SerDes protocol (given lane)	Valid reference clock frequency	Valid setting for SRDS_PRTCL_S1	Valid setting for SRDS_PLL_REF _CLK_SEL_S1		Valid setting for SRDS_DIV_PEX	
			PLL1	PLL2	7	
SGMII (1.25 Gbit/s)	100 MHz	SGMII @ 1.25 Gbit/s	0: 100 MHz	0: 100 MHz	Don't Care	
	125 MHz		1: 125 MHz	1: 125 MHz		
2.5 G SGMII (3.125	125 Mhz	SGMII @ 3.125 Gbit/s	0: 125 MHz	-	Don't Care	
Gbit/s)	156.25 MHz		1: 156.25 MHz	-		
QSGMII (5 Gbit/s)	100 MHz	Any QSGMII	0: 100 MHz	0: 100 MHz	Don't Care	
	125 MHz		1: 125 MHz	1: 125 MHz		
XFI (10.3125 Gbit/s)	156.25 Mhz		1: 156.25 MHz	-	-	
				-		

4.1.8 Frequency options

This section discusses interface frequency options.

4.1.8.1 SYSCLK and core cluster frequency options

This table shows the expected frequency options for SYSCLK and core cluster frequencies.

Table 160. SYSCLK and core cluster frequency¹

Core cluster: SYSCLK Ratio		SYSCLK (MHz)			
	64.00	66.67	100.00		
	С	Core cluster Frequency - (MHz) ¹			
10:1			1000		
11:1			1100		
12:1			1200		
13:1			1300		
14:1			1400		
15:1		1000	1500		
16:1	1024	1067	1600		
17:1	1088	1133			
18:1	1152	1200			

Table continues on the next page...

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

¹⁾ A spread-spectrum reference clock is permitted for PCI Express. However, if any other high speed interface such as SGMII, QSGMII, SATA, or Debug is used concurrently on the same SerDes bank, spread-spectrum clocking is not permitted.

²⁾ SerDes lanes configured as SATA initially operate at 3.0 Gbit/s. 1.5 Gbit/s operation may later be enabled through the SATA IP itself. It is possible for software to set each SATA at different rates.

Hardware design considerations

Table 160. SYSCLK and core cluster frequency¹ (continued)

Core cluster: SYSCLK Ratio	SYSCLK (MHz)			
	64.00	66.67	100.00	
	Core cluster Frequency - (MHz) ¹			
19:1	1216	1267		
20:1	1280	1333		
21:1	1344	1400		
22:1	1408	1467		
23:1	1472	1533		
24:1	1536	1600		
25:1	1600			

Notes:

- 1. Core cluster output is the operating frequency of the core.
- 2. Core cluster frequency values are shown rounded up to the nearest whole number (decimal place accuracy removed)
- 3. When using Single Source clocking only 100 MHz input is available.
- 4. For supported voltage/frequency options, see the orderable part list of QorlQ LS1043A and LS1023A Multicore Communications Processors at www.nxp.com.

4.1.8.2 SYSCLK and platform frequency options

This table shows the expected frequency options for SYSCLK and platform frequencies.

Table 161. SYSCLK and platform frequency options

Platform: SYSCLK Ratio	SYSCLK (MHz)					
	64.00	64.00 66.67				
		Platform Frequency (MHz) ¹				
3:1			300			
4:1	256	267	400			
5:1	320	333				
6:1	384	400				

Notes:

- 1. Platform frequency values are shown rounded down to the nearest whole number (decimal place accuracy removed)
- 2. When using Single source clocking, only 100 MHz options are valid
- 3. For supported voltage/frequency options, see the orderable part list of QorlQ LS1043A and LS1023A Multicore Communications Processors at www.nxp.com.

4.1.8.3 DDRCLK and DDR data rate frequency options

This table shows the expected frequency options for DDRCLK and DDR data rate frequencies.

Table 162. DDRCLK and DDR data rate frequency options

DDR data rate: DDRCLK Ratio	DDRCLK (MHz)			
	64.00	66.67	100.00	
		DDR Data Rate (MT/s) ¹		
10:1			1000	
11:1			1100	
12:1			1200	
13:1			1300	
14:1			1400	
15:1		1000	1500	
16:1	1024	1067	1600	
17:1	1088	1133		
18:1	1152	1200		
19:1	1216	1266		
20:1	1280	1333		
21:1	1344	1400		
22:1	1408	1466		
23:1	1472	1533		
24:1	1536	1600		

- 1. DDR data rate values are shown rounded up to the nearest whole number (decimal place accuracy removed)
- 2. When using Single Source clocking, only 100 MHz options are available.
- 3. Minimum Frequency supported by DDR4 is 1300 MT/s. DDR3 supports a minimum of 1000 MT/s.
- 4. For supported voltage/frequency options, see the orderable part list of QorlQ LS1043A and LS1023A Multicore Communications Processors at www.nxp.com.

4.1.8.4 SYSCLK and eSDHC high speed modes frequency options

This table shows the frequency multiplier options for SYSCLK when eSDHC operates in High Speed modes (>=52 MHz). For low frequency options CGA PLL2 is bypassed and eSDHC receives platform clock directly.

Table 163. SYSCLK multiplier/frequency options when eSDHC operates in High Speed mode (clocked by CGA PLL2 / 1)

Core cluster: SYSCLK Ratio	SYSCLK (MHz)				
	64.00 66.67 100.00				
	Resultant Frequency (MHz) ¹				
12:1			1200		
18:1	1152	1200			
Notes:					

QorlQ LS1043A, LS1023A Data Sheet, Rev. 4.1, 08/2019

Hardware design considerations

Table 163. SYSCLK multiplier/frequency options when eSDHC operates in High Speed mode (clocked by CGA PLL2 / 1)

Core cluster: SYSCLK Ratio	SYSCLK (MHz)				
	64.00 66.67 100.00				
	Resultant Frequency (MHz) ¹				
1. Resultant frequency values are sh	wn rounded up to the nearest whole number (decimal place accuracy removed)				
2. For Low speed operation, eSDHC	is clocked from Platform PLL	and does not use CGA PLL2.			

4.1.8.5 Minimum platform frequency requirements for high-speed interfaces

The platform clock frequency must be considered for proper operation of high-speed interfaces as described below.

For proper PCI Express operation, the platform clock frequency must be greater than or equal to:

Figure 98. Gen 1 PEX minimum platform frequency

Figure 99. Gen 2 PEX minimum platform frequency

See section "Link Width," in the chip reference manual for PCI Express interface width details. Note that "PCI Express link width" in the above equation refers to the negotiated link width as the result of PCI Express link training, which may or may not be the same as the link width POR selection. It refers to the widest port in use, not the combined width of the number ports in use.

4.2 Connection recommendations

The following is a list of connection recommendations:

 To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unless otherwise noted in this document, all unused active low inputs should be tied to V_{DD}, TA_BB_V_{DD}, OV_{DD}, TV_{DD}, DV_{DD}, EV_{DD}, LV_{DD}, G1V_{DD}, S1V_{DD}, X1V_{DD} as required. All unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected. Power

243

- and ground connections must be made to all external V_{DD} , $TA_BB_V_{DD}$, OV_{DD} , TV_{DD} , DV_{DD} , EV_{DD} , LV_{DD} , $G1V_{DD}$, $S1V_{DD}$, $X1V_{DD}$ and GND pins of the device.
- The chip has temperature diodes on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461ATM). If a temperature diode monitoring device is not connected, these pins must be connected to GND.

4.2.1 JTAG configuration signals

Correct operation of the JTAG interface requires configuration of a group of system control pins, as demonstrated in Figure 101. Take care to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.

The JTAG port of these processors allows a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The Arm Cortex 10-pin header connects primarily through the JTAG port of the processor, with some additional status monitoring signals.

The Cortex Debug Connector has a standard header, as shown in Figure 100. The connector typically has pin 7 removed as a connector key.

The Arm Cortex 10-pin header adds many benefits, such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the Arm Cortex 10-pin header unpopulated until needed.

4.2.1.1 Termination of unused signals

If the JTAG interface and Arm Cortex 10-pin header are not used, no pull-up/pull-down is required for TDI, TMS, or TDO.

This figure shows the Arm Cortex 10-pin header physical pinout.

Hardware design considerations





Figure 100. Arm Cortex 10-pin header physical pinout

This figure shows the JTAG interface connection.



- 1. GNDDetect is an optional board feature. Check with 3rd-party tool vendor.
- 2. This switch is included as a precaution for BSDL testing. The switch should be open during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, ensure this switch is closed.

Figure 101. JTAG interface connection

4.2.2 Guidelines for high-speed interface termination

4.2.2.1 SerDes interface entirely unused

If the high-speed SerDes interface is not used at all, the unused pin should be terminated as described in this section.

Note that S1V_{DD}, X1V_{DD}, AVDD_SD1_PLL1, and AVDD_SD1_PLL2 must remain powered.

AVDD_SD1_PLL1 must be connected to $X1V_{DD}$ through a 0- Ω resistor (instead of through a filter circuit).

The following pins must be left unconnected:

- SD1_TX[3:0]_P
- SD1_TX[3:0]_N
- SD1 IMP CAL RX
- SD1_IMP_CAL_TX

The following pins must be connected to SD_GND:

- SD1_REF_CLK1_P, SD1_REF_CLK2_P
- SD1_REF_CLK1_N, SD1_REF_CLK2_N

It is recommended for the following pins to be connected to SD_GND:

- SD1_RX[3:0]_P
- SD1_RX[3:0]_N

It is possible to disable the SerDes module by disabling all PLLs associated with it. Use the following method to disable the SerDes module:

- SRDS_PLL_PD_S1 = 2'b11 (Both PLLs are configured as powered down; all data lanes selected by the protocols defined in SRDS_PRTCL_S1 associated to the PLLs are powered down, as well.)
- SRDS_PLL_REF_CLK_SEL_S1 = 2'b00
- SRDS_PRTCL_S1 = 2 (No other values are permitted when both PLLs are powered down.)

4.2.2.2 SerDes interface partly unused

If only part of the high-speed SerDes interface pins are used, the remaining high-speed serial I/O pins should be terminated as described in this section.

Note that both $S1V_{DD}$ and $X1V_{DD}$ must remain powered.

If any of the PLLs are unused, the corresponding AVDD_SD1_PLL1 and AVDD_SD1_PLL2 must be connected to $X1V_{DD}$ through a 0- Ω resistor (instead of through a filter circuit).

The following unused pins must be left unconnected:

- SD1_TX0_P
- SD1 TX0 N

The following unused pins must be connected to SD_GND:

• SD1_REF_CLK*n*_P, SD1_REF_CLK*n*_N (If the entire SerDes is unused.)

It is recommended for the following unused pins to be connected to SD_GND:

- SD1_RX0_P
- SD1_RX0_N

In the RCW configuration field SRDS_PLL_PD_S1, the respective bits for each unused PLL must be set to power it down. A module is disabled when both its PLLs are turned off.

Unused lanes must be powered down through the SRDSx Lane m General Control 0 (LNmGCR0) register as follows:

- LNmGCR0[RRST] = 0
- LNmGCR0[TRST] = 0
- $LNmGCR0[RX_PD] = 1$
- $LNmGCR0[TX_PD] = 1$

Note that in the case where the SerDes pins are connected to slots, it is acceptable to have these pins unterminated when unused.

5 Thermal

This table shows the thermal characteristics for the chip. Note that these numbers are based on design estimates.

Table 164. Package thermal characteristics⁶

Rating	Board	Symbol	Value	Unit	Notes
Junction to ambient, natural convection	Single-layer board (1s)	$R_{\Theta JA}$	33	°C/W	1, 2
Junction to ambient, natural convection	Four-layer board (2s2p)	R _{OJA}	24	°C/W	1, 2
Junction to ambient (at 200 ft./min.)	Single-layer board (1s)	$R_{\Theta JMA}$	27	°C/W	1, 2
Junction to ambient (at 200 ft./min.)	Four-layer board (2s2p)	R _{OJMA}	20	°C/W	1, 2

Table continues on the next page...

Table 164. Package thermal characteristics⁶ (continued)

Rating	Board	Symbol	Value	Unit	Notes
Junction to board	-	R _{OJB}	14	°C/W	3
Junction to case (Top)	-	R _{OJCtop}	<0.1	°C/W	4

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Junction-to-Ambient Thermal Resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.
- 3. Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package. Board temperature is measured on the top surface of the board near the package.
- 4. Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- 5. See Thermal management information, for additional details.
- 6. Package thermal characteristics are applicable for the 21x21mm and 23x23mm package.

Table 165. Thermal Resistance with Heat Sink in Open Flow, No Lid4

Heat Sink with Thermal Grease	Air Flow	Thermal Resistance °C/W	
Wakefield 53 x 53 x 25 mm Pin Fin	Natural Convection	6.9	
	0.5 m/s	4.3	
	1.0 m/s	3.3	
	2.0 m/s	2.8	
	4.0 m/s	2.5	
Aavid 35 x 31 x 23 mm Pin Fin	Natural Convection	9.2	
	0.5 m/s	5.5	
	1.0 m/s	4.6	
	2.0 m/s	4.0	
	4.0 m/s	3.5	
Aavid 30 x 30 x 9.4 mm Pin Fin	Natural Convection	12.9	
	0.5 m/s	8.7	
	1.0 m/s	6.9	
	2.0 m/s	5.4	
	4.0 m/s	4.5	
Aavid 43 x 41 x 16.5 mm Pin Fin	Natural Convection	9.3	
	0.5 m/s	5.9	
	1.0 m/s	4.5	
	2.0 m/s	3.6	
	4.0 m/s	3.0	

^{1.} Simulations with heat sinks were done with package mounted on 2s2p thermal board.

^{2.} Standard thermal interface was a typical thermal grease with thermal resistance 67 C-mm2/W.

249

Table 165. Thermal Resistance with Heat Sink in Open Flow, No Lid⁴

Heat Sink with Thermal Grease	Air Flow	Thermal Resistance °C/W		
3. See Thermal management information, for additional details.				
4. Thermal Resistance with Heat Sink in Open Flow (No Lid) are applicable for 21x21mm and 23x23mm package.				

5.1 Recommended thermal model

Information about Flotherm models of the package or thermal data not available in this document can be obtained from your local NXP sales office.

5.2 Temperature diode

The chip has temperature diodes that can be used to monitor its temperature by using some external temperature monitoring devices (such as ADT7481ATM).

The following are the specifications of the chip temperature diodes:

Operating range: 10 - 230 µA

Ideality factor over temperature range 85°C - 105°C , n = 1.006 ± 0.003 , with approximate error \pm 1°C and error under \pm 3°C for temperature range 0°C - 85°C .

5.3 Thermal management information

This section provides thermal management information for the flip-chip, plastic-ball, grid array (FC-PBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design-the heat sink, airflow, and thermal interface material.

The recommended attachment method to the heat sink is illustrated in Figure 102. The heat sink should be attached to the printed-circuit board with the spring force centered over the die. This spring force should not exceed 15 pounds force (65 Newton).

Thermal




Figure 102. Package exploded, cross-sectional view-FC-PBGA (no lid)

The system board designer can choose between several types of heat sinks to place on the device. There are several commercially-available thermal interfaces to choose from in the industry. Ultimately, the final selection of an appropriate heat sink depends on many factors, such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.


5.3.1 Internal package conduction resistance

For the package, the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-board thermal resistance

This figure shows the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.

251



(Note the internal versus external package resistance)

Figure 103. Package with heat sink mounted to a printed-circuit board

The heat sink removes most of the heat from the device. Heat generated on the active side of the chip is conducted through the silicon and through the heat sink attach material (or thermal interface material), and finally to the heat sink. The junction-to-case thermal resistance is low enough that the heat sink attach material and heat sink thermal resistance are the dominant terms.

5.3.2 Thermal interface materials

A thermal interface material is required at the package-to-heat sink interface to minimize the thermal contact resistance. The performance of thermal interface materials improves with increasing contact pressure; this performance characteristic chart is generally provided by the thermal interface vendor. The recommended method of mounting heat sinks on the package is by means of a spring clip attachment to the printed-circuit board (see Figure 102).

Package information

The system board designer can choose among several types of commercially available thermal interface materials.

6 Package information

6.1 Package parameters for the FC-PBGA

The package type is 21 mm x 21 mm, 621 flip-chip, plastic ball grid array (FC-PBGA).

- Package outline 21 mm x 21 mm
- Interconnects 621
- Ball Pitch 0.8 mm
- Ball Diameter (nominal) 0.45 mm
- Ball Height (nominal) 0.3 mm
- Solder Balls Composition SAC305
- Module height (typical) 1.77 mm (minimum), 1.92 mm (typical), 2.07 mm (maximum).

The package type is 23 mm x 23 mm, 780 flip-chip, plastic ball grid array (FC-PBGA).

- Package outline 23 mm x 23 mm
- Interconnects 780
- Ball Pitch 0.8 mm
- Ball Diameter (nominal) 0.45 mm
- Ball Height (nominal) 0.3 mm
- Solder Balls Composition SAC305
- Module height (typical) 1.77 mm (minimum), 1.92 mm (typical), 2.07 mm (maximum).

6.2 Mechanical dimensions of the FC-PBGA

This figure shows the mechanical dimensions and bottom surface nomenclature of the chip in 21x21 mm (621 balls) pakage.




Figure 104. Mechanical dimensions of the FC-PBGA 21x21 mm (621 balls)

- 1. ALL DIMESNSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.
- 4. DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

This figure shows the mechanical dimensions and bottom surface nomenclature of the chip in 23x23 mm (780 balls) package.




Figure 105. Mechanical dimensions of the FC-PBGA 23x23 mm (780 balls)

Notes:

1. ALL DIMENSIONS IN MILLIMETRES.

255

- 2. DIMESNSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALEL TO DATUM A
- 4. DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

7 Security fuse processor

This chip implements the QorIQ platform's Trust Architecture, supporting capabilities such as secure boot. Use of the Trust Architecture features is dependent on programming fuses in the Security Fuse Processor (SFP). The details of the Trust Architecture and SFP can be found in the chip reference manual.

To program SFP fuses, the user is required to supply 1.8 V to the TA_PROG_SFP pin per Power sequencing. TA_PROG_SFP should only be powered for the duration of the fuse programming cycle, with a per device limit of six fuse programming cycles. All other times, TA_PROG_SFP should be connected to GND. The sequencing requirements for raising and lowering TA_PROG_SFP are shown in Power sequencing. To ensure device reliability, fuse programming must be performed within the recommended fuse programming temperature range per Table 5.

NOTE

Users not implementing the QorIQ platform's Trust Architecture features should connect TA PROG SFP to GND.

8 Ordering information

Contact your local NXP sales office or regional marketing team for order information.

8.1 Part numbering nomenclature

This table provides the NXP QorIQ platform part numbering nomenclature.

Ordering information

Table 166. Part numbering nomenclature


р	ls	n	nn	n	х	t	е	n	С	d	I	r
Qual status	Generation	Performance Level	Number of cores	Unique ID	Core Type	Temperature Range	Encryption	Package Type	CPU Speed	DDR Data Rate	Low Power	Die Revision
P="Sampling" Blank="Qual"	LS	1	04 = Four Cores 02 = Two Cores	3	A = Arm	S = Standard temp X = Extended temp	E = Export controlled crypto hardware enabled N = Export controlled crypto hardware disabled	LCFC 621 balls 8 = LCFC 780 balls	K = 1000 MHz M = 1200 MHz P = 1400 MHz Q = 1600 MHz	N = 1300 MT/s Q = 1600 MT/s	L = Low Power	A = Rev 1.0 B = Rev 1.1

^{1.} For the LS1043A family of devices, parts marked with "L" (before Die-Revision) require 0.9V operating voltage. All others require 1.0 V.

8.2 Part marking

Parts are marked as in the example shown in this figure.

^{2.} For supported voltage/frequency options, refer to orderable part list of QorlQ LS1043A and LS1023A Multicore Communications Processors at www.nxp.com



Legend:

LS1043XXXXXXXXX is the orderable part number AWLYYWW is the test traceability code MMMMM is the mask number CCCCC is the country code YWWLAZ is the assembly traceability code

Figure 106. Part marking for FC-PBGA chip LS1043A

9 Revision history

This table summarizes revisions to this document.

Table 167. Revision history

Revision	Date	Description
4.1	08/2019	 In Table 1 (Pinout list for 21x21 package), Removed note 6 and added note 38 to D1_MAPAR_ERR_B. This note updates the pull up value required on this signal Updated the "Warning" section to point to the Design checklist number In Table 2 (Pinout list for 23x23 package),

Table continues on the next page...

Table 167. Revision history (continued)

Revision	Date	Description
		 Removed note 6 and added note 33 to D1_MALERT_B. This note updates the pull up value required on this signal
		Corrected note numbering
		Updated the "Warning" section to point to the Design checklist number Provided the "Warning" section to point to the Design checklist number And provided the "Warning" section to point to the Design checklist number
		 Removed preliminary from the note attached to Output driver characteristics. And, removed I2C from DVDD row in Table 6 as it was a typo
		Added note "While XVDD is ramping, current may be supplied from XVDD through chip to
		SVDD" in Power sequencing
		Removed the statement "Note that these numbers are based on design estimates only and
		are preliminary" in Power characteristics as it does not apply to post production part.
		Removed repeated wording "Maximum and" from note 6 in Table 8 and Table 9
		Removed jitter specs of GTX_CLK125 from Table 22 as they are not applicable for GTX_CLK125
		Added Figure 16 to DIFF_SYSCLK DC electrical characteristics.
		 Removed section "General AC timing specifications" as it is not applicable to any signal and is redundant
		Updated condition "Input setup time for POR configs with respect to negation of
		PORESET_B" to "Input setup time for POR configs (other than cfg_eng_use0) with respect to negation of PORESET_B" in Table 27 and attached note 7 to it.
		 Removed table "PLL lock times" as it is not applicable to this device In Table 58,
		Updated equation for minimum and maximum values of MDC to MDIO delay (tMDKHDX) to add a parameter 'Y'
		Added note to reference parameter 'Y'
		 Added note 3 to Input hold (tIBIXKH2) parameter of Table 84 as added clarification In Table 34,
		 Corrected minimum value of t_{DDKHME} from "400 x tMCK" to "0.4 x tMCK" and maximum value from "600 x tMCK" to "0.6 x tMCK"
		 Corrected minimum value of t_{DDKHMP} from "900 x tMCK" to "0.9 x tMCK" In Table 102,
		added a new column Notes
		 updated "CS to SCK delay" and "After SCK delay" parameters with equations
		Added notes 1, 2 and 3 to describe the variables used in equations
		 Added "DDR/DTR mode not supported" to QuadSPI AC timing specifications In QuadSPI timing SDR mode,
		For parameter "CS output delay", moved maximum value to minimum value cell
		 Updated minimum values for parameters "CS output hold time" and "CS output delay" to equation based
		 Added note below the table to describe the variables in equation Corrected Figure 71 to show the reference with correct edges
		 Corrected cross reference in SGMII and SGMII 2.5G transmit DC specifications and Table 39 Removed note 1 from Table 18 as there are no clock ratio settings for SYSCLK
		 Corrected "Dn_MCK[0:3] and Dn_MCK[0:3]_B output clocks," with "Dn_MCK[0:1] and Dn_MCK[0:1]_B output clocks," in note 2 of Table 154
		Removed reference of Figure 2 from SerDes interface entirely unused and SerDes interface partly unused as it was a typo
		 Updated cross reference from section name to figure number in Table 135, Table 136, Table 137
		 Updated Temperature diode writeup, ideality factor and temperature range. Removed "and are Preliminary" in Thermal
		Removed and are Preliminary in Thermal Removed Grade 3 content and moved it into the LS1043A_Auto Data Sheet
		Removed note 11 that was attached to Auto Grade 3 content in Table 5
		Removed Auto parts related information from Ordering information
3	03/2018	Updated 10 ms to 95 ms in Power sequencing Added "per PLL" to "PLL core and system row" in I/O power dissipation

Table continues on the next page...

Table 167. Revision history (continued)

Revision	Date	Description
		Replaced PROG_SFP with TA_PROG_SFP in I/O power dissipation and Power-on ramp rate
		Updated the "ECn_GTX_CLK125 rise and fall time" row in Gigabit Ethernet reference clock
		timing
		Removed the "Slew rate" row in Differential system clock AC timing specifications Output Description:
		Removed "PII input setup time with stable SYSCLK before HRESET_B negation" row from PEGET initial input or
		RESET initialization • Changed "Beguired expertion time of PORESET, Platfor VDD is stable" to "Beguired
		 Changed "Required assertion time of PORESET_B after VDD is stable" to "Required assertion time of PORESET_B after all power rails are stable" in from RESET initialization
		Updated the Rise time and Fall time rows in RGMII AC timing specifications
		Updated input current row and added note 4 in JTAG DC electrical characteristics
		Added Power characteristics "TA_BB_VDD power dissipation"
		Updated Real-time clock timing (RTC)
		Changed XGNDn to GNDn in SGMII interface
		Corrected table cross reference in the note after the Table 34
		Changed LNaTECR0 to LNATECR0 in Table 35
		Added notes in XFI transmitter DC electrical characteristics
		Updated notes in EMI1 AC timing specifications :
		• Updated ±3 ns to +4.6 ns/-4.8 ns
		Removed "X 2" from "(Frame Manager clock period X 2)" Removed "X 0" from "(Frame Manager clock period X 2)" in FMIO AC timing an adjustic property of the control
		Removed "X 2" from "(Frame Manager clock period X 2)" in EMI2 AC timing specifications Added "automative getavage" in Introduction
		 Added "automotive gateways" in Introduction Updated Max value from 0.2 to 0.25 for Input low voltage in Table 106
		Pinlist changes
		 Added note 37 "This pin is driven to inactive state after PORESET_B is de-asserted." in
		both 21x21 and 23x23 packages
		 Replaced note 2 with note 37 for D1_MCKE0 and D1_MCKE1 in both 21x21 and 23x23
		packages
		 Added a row "AEC-Q100 Grade 3 temperature" in Table 5
		 Added note 8 to the parameter Data to clock input skew (at receiver) in Table 55
		Added "AEC Q100 Grade 3" in Part numbering nomenclature
2	01/2017	Pinlist changes
		 Updated Signal description for JTAG_BSR_VSEL and TBSCAN_EN_B, added notes
		Updated note 3 with minor changes for DDR
		Updated USB_VBUS voltage to 5.25 V
		Updated USB_ID voltage reference, added note in 23x23 package Updated voltage reference for CRIO1, 31/IDO11 in 23x23 package
		 Updated voltage reference for GPIO1_31/IRQ11 in 23x23 package Removed reference for Ganged sense-line implementation from note 4 in Absolute maximum
		ratings
		 Updated number of secure boot programming cycles to six in Power sequencing and Security
		fuse processor
		Updated DDR data rate unit to MT/s in Part numbering nomenclature
		Removed SDHC_CD constraints in eSDHC AC timing specifications
		Updated table Low power mode saving estimation
		Updated Die revision in Part numbering nomenclature
1	06/2016	Pinlist changes
		 Updated TA_BB_RTC as "Reserved"
		Updated CKSTP_OUT_B as "Reserved"
		Removed reference to USB_REFCLK/USB_REFCLK_ALT
		Updated description of TA_BB_VDD as "Battery Backed Security Monitor Power"
		Removed cfg_soc_use I had stand be a diagraph for Birg at light for many plants:
		Updated headings for Pinout list for more clarity Updated night sub-section for OSPI, removed "Date Strobe"
		Updated pinlist sub-section for QSPI, removed "Data Strobe" Updated package in number for QSPI, A DATA1 in sub-section for QSPI.
		 Updated package in number for QSPI_A_DATA1 in sub-section for QSPI Updated note 23 to personality selection between LS1023A/LS1043A
		 Opdated note 23 to personality selection between LST023A/LST043A Added note for SD_GND
	1	- Added flote for 3D_divb

Table continues on the next page...

Table 167. Revision history (continued)

Revision	Date	Description
Revision	Date	 Added Core power dissipation @ 0.9V for 4 cores and 2 cores personalities; updated core and platform activity factors in Power characteristics Updated low power mode nomenclature (PW20->PH20); deleted PH20 and LPM20 power numbers; Added Low power saving estimate table for 0.9V in Low power mode saving estimation. Removed PCL10. Corrected typo LMP20->LPM20 Removed AC specification for TA_BB_RTC; updated RTC spec in Real-time clock timing (RTC) Added reference to USB 3.0 clock specification in SYSCLK AC timing specifications and Differential system clock AC timing specifications Updated USB 3.0 clock specification in USB 3.0 AC timing specifications Added note for "Trust Architecture Security Monitor battery backed features" and deleted SYSCLK/DIFF_SYSCLK in note section of Power sequencing Added note 2 in Differential system clock DC timing characteristics to clarify differential swing. Removed note depicting restriction between PLL cluster and platform in Core complex PLL select Corrected typo in Guidelines for high-speed interface termination Added 0.9 V support; updated note 3 in Recommended operating conditions Updated IFC-NVDDR specification for 0.9V in IFC-NAND NVDDR AC Timing Specification Added 10 MHz MDC/MDIO specification in EMI2 AC timing specifications Added 23x23 780 ball package details; ball layout diagrams, pinout list Pinout list and mechanical drawing Mechanical dimensions of the FC-PBGA Corrected typo in PCI Express AC physical layer transmitter specifications Removed power supply filters to avoid duplication with Design-Checklist. Updated PORESET_B text in RESET initialization Updated IO interface power numbers in I/O power dissipation Corrected recommendations for Temperature diodes terminals in Connection recommendations. Replaced mechanical dimension with updated format; No change in dimensions in in Mechanical dimensions
0	02/2016	 Core cluster to SYSCLK PLL ratio SYSCLK and core cluster frequency options SYSCLK and platform frequency options DDRCLK and DDR data rate frequency options Clock ranges
0	02/2016	Initial release

How to Reach Us:

Home Page:

nxp.com

Web Support: nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP. the NXP logo. NXP SECURE CONNECTIONS FOR A SMARTER WORLD. COOLFLUX. EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamlQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2016-2019 NXP B.V.

Document Number LS1043A Revision 4.1, 08/2019



