RENESAS Freescale P10XX and P20XX System Clock with Selectable DDR Frequency

DATASHEET

Description

The 6V49205B is a main clock for Freescale P10xx and P20xx-based systems. It has a selectable System CCB clock and 2 DDRCLK speeds - 100M or 66.66M. The 6V49205B also provides LP-HCSL PCIe outputs for low-power and reduced board space.

Output Features

- 1 Sys CCB 3.3V LVCMOS output at 100M/83.33M/ 80M/66.66M
- 1 DDRCLK 3.3V LVCMOS output at 100M or 66.66M
- 1 − 125M 3.3V LVCMOS output
- 6 LP-HCSL PCIe pairs selectable at 100M or 125M
- 6 25MHz 3.3V LVCMOS outputs
- 2 2.048M 3.3V LVCMOS outputs
- 2 USB 3.3V LVCMOS outputs at 12M or 24M

Key Specifications

- PCIe Gen1-2-3 compliant
- < 3p rms phase noise on REF outputs


Typical Applications

System Clock for Freescale P10xx and P20xx-based designs


Features

- Replaces 11 crystals, 2 oscillators and 3 clock generators; lowers cost, power and area
- Integrated terminations on LP-HCSL PCIe outputs: eliminate 24 resistors, saving 41mm² of board area
- Industrial temperature range operation; supports demanding environmental conditions
- Advanced 3.3V CMOS process; high-performance, low-power
- Supports independent spread spectrum on Sys CCB/DDRCLK and PCIe outputs
- Available in space-saving 7 x 7 mm 48-VFQFPN with 0.5mm pad pitch; reduced board space without the need for fine-pitch assembly techniques

Block Diagram




Note 1: For DDR Clock: Processor core and I/O supply rails must be ramped with VDD3P3 or earlier. Clock signal will be clamped LOW and output clock will be 100MHz if this is not followed (see diagram below).






Pin Assignments



^ Indicates Internal 100kohm pull up resistor



48-Pin VFQFPN

^ Indicates Internal 100kohm pull up resistor



Pin Descriptions

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
1	X2_25	OUT	Crystal output, Nominally 25.00MHz.
2	X1_25	IN	Crystal input, Nominally 25.00MHz.
3	GNDREF	PWR	Ground pin for the REF outputs.
4	REF5	OUT	Copy of crystal input
5	REF4	OUT	Copy of crystal input
6	REF3	OUT	Copy of crystal input
7	VDDREF	PWR	Ref, XTAL power supply, nominal 3.3V
8	GNDREF	PWR	Ground pin for the REF outputs.
9	REF2	OUT	Copy of crystal input
10	REF1	OUT	Copy of crystal input
11	^SELPCIE125#_100/RE	I/O	Latched input to select the PCle output frequency/REF0 output. 0 = 125M
	F0		1 = 100M
12	AVDD12_24	PWR	Power for 12_24MHz PLL core, and outputs. Nominal 3.3V
			Frequency select latch for Sys_CCB / 12 or 24MHz USB clock output. 3.3V. This pin has an
13	^FS0/USB_CLK1	I/O	internal pull up resistor. Frequency select latch for Sys_CCB / 12 or 24MHz USB clock output. 3.3V. This pin has an
14	^FS1/USB_CLK2	I/O	internal pull up resistor.
15	GND12_24	PWR	Ground pin for 12_24M outputs.
16	GND2.048	PWR	Ground pin for 2.048M outputs.
17	CK2.048_0	OUT	2.048M output, nominal 3.3V.
18	CK2.048_1	OUT	2.048M output, nominal 3.3V.
19	VDD2.048	PWR	Power supply for 2.048M outputs, nominal 3.3V.
20	AVDD125	PWR	Power for 125MHz PLL core and output, nominal 3.3V
21	125M	OUT	125M output, nominal 3.3V.
22	GND125M	PWR	Ground pin for 125M outputs.
23	PCleT_LR0	OUT	True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor
24	PCIeC_LR0	OUT	Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor
25	PCIeC_LR1	OUT	Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor
26	PCleT_LR1	OUT	True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor
27	VDDPCle	PWR	Power supply for PCI Express outputs, nominal 3.3V
28	GNDPCle	PWR	Ground pin for the PCIe outputs.
29	PCleC_LR2	OUT	Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor
30	PCleT LR2	OUT	True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor
31	PCIeC_LR3	OUT	Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor
32	PCIeT LR3	OUT	True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor
33	AVDDPCIe		Analog Power supply for PCI Express clocks, nominal 3.3V
34	GNDPCIe	PWR PWR	Ground pin for the PCIe outputs.
35	PCIeC_LR4	OUT	Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor
36	PCIeT_LR4	OUT	True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor
37	PCIeC_LR5	OUT	Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series
20	DCIoT LDE	OUT	resistor
38	PCIeT_LR5	OUT PWR	True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor Ground pin for the PCIe outputs.
39 40	GNDPCIe GNDSYS	PWR	Ground pin for the Pole outputs. Ground pin for the Sys_CCB output
41	Sys_CCB	OUT	System CCB clock output
42	AVDDSYS	PWR	Analog Power supply for Sys_CCB clock and outputs, nominal 3.3V
43	VddDDR	PWR	Power supply for DDR Clock output, nominal 3.3V
44	^SEL100#_66/DDRCLK	I/O	Latched input to select the DDR output frequency/DDRCLK output. See note regarding system power sequencing. 0 = 100M 1 = 66.666M
45	GndDDR	PWR	Ground pin for the DDR outputs.
46	SCLK	IN	Clock pin of SMBus circuitry.
47	SDATA	I/O	Data pin for SMbus circuitry.
48	VDDREF	PWR	Ref, XTAL power supply, nominal 3.3V
+0	A D D I I L I	רועע ו	prior, ATAL power suppry, nominaro.ov

Table 1: PCIEX Spread Table (selectable via SMBUS)

SELPCIE125#_100 B6b4	B0b4	B0b3	Spread %
0 (125MHz)	Х	Х	No Spread
1 (100MHz)	0	0	No Spread (default)
1 (100MHz)	0	1	Down -0.5%
1 (100MHz)	1	0	Down -0.75%
1 (100MHz)	1	1	No Spread

^{*}Once in spread mode, do not return to non spread without reset

Table 2: Sys_CCB and DDR Spread Table (selectable via SMBUS)

B0b7	B0b6	B0b5	Spread %				
0	0	0	No Spread (default)				
0	0	1	Down -0.5%				
0	1	0	Down -0.75%				
0	1	1	Down -0.25%				
1	0	0	Down -1%				
1	0	1	Down -1.25%				
1	1	0	Down -1.5%				
1	1	1	Down -2%				

Table 3: Sys_CCB Frequency Select Table (Latched and selectable via SMBUS)

FS1 / B4b3	FS0 / B4b2	Sys_CCB (MHz)				
0	0	66.66				
0	1	100				
1	0	80				
1	1	83.33				

Table 4: PCI Express Amplitude Control

B6b7	B6b6	PCIe Amplitude
0	0	700mV
0	1	800mV
1	0	900mV
1	1	1000mV



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 6V49205B. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
Maximum Supply Voltage	VDDxxx	Supply Voltage			4.6	V	1
Maximum Input Voltage	V _{IH}	Referenced to GND			VDD + 0.5	V	1
Minimum Input Voltage	V _{IL}	Referenced to GND	GND - 0.5			V	1
Storage Temperature	Ts	-	-65		150	°C	
Junction Temperature	Tj	-			125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

NOTES on Absolute Max Parameters

Electrical Characteristics - Input/Supply/Common Output DC Parameters

 T_{AMB} = -40 to +85°C; V_{DD} = 3.3 V +/-5%, All outputs driving test loads (unless noted otherwise).

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
Ambient Operating Temp	T _{AMB}	-	-40	25	85	°C	
Supply Voltage	VDDxxx	Supply Voltage	3.135	3.3	3.465	V	
Power supply Ramp Time	T _{PWRRMP}	Power supply ramp must be monotonic			4	ms	
Latched Input High Voltage	V_{IH_LI}	Single-ended Latched Inputs	2.1		V _{DD} + 0.3	V	
Latched Input Low Voltage	V_{IL_LI}	Single-ended Latched Inputs	V _{SS} - 0.3		0.8	V	
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}, V_{IN} = GND$	-5		5	uA	2
Operating Supply Current	I _{DDOP3.3}	All outputs loaded and running		119	155	mA	
Input Frequency	F _i		23	25	27	MHz	3
Pin Inductance	L_{pin}			5	7	nH	
	C _{IN}	Logic Inputs	1.5	3	5	pF	
Input Capacitance	C _{OUT}	Output pin capacitance		5	6	pF	
	C _{INX}	X1 & X2 pins		5	6	pF	
Clk Stabilization	T _{STAB}	From VDD Power-Up or de-assertion of PD to 1st clock		3.2	5	ms	
Tfall_SE	T _{FALL}	Fall/rise time of all 3.3V control inputs from			10	ns	1
Trise_SE	T _{RISE}	20-80%			10	ns	1
SMBus Voltage	V_{DD}		2.7		3.3	V	
Low-level Output Voltage	V_{OLSMB}	@ I _{PULLUP}			0.4	V	
Current sinking at V _{OLSMB} = 0.4 V	I _{PULLUP}	SMB Data Pin	4			mA	
SCLK/SDATA Clock/Data Rise Time	T _{RI2C}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	
SCLK/SDATA Clock/Data Fall Time	T _{FI2C}	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	
SMBus Operating Frequency	F _{SMBUS}				400	kHz	

NOTES on DC Parameters: (unless otherwise noted, guaranteed by design and characterization, not 100% tested in production).

¹ Operation under these conditions is neither implied, nor guaranteed.

¹ Signal is required to be monotonic in this region.

² Input leakage current does not include inputs with pull-up or pull-down resistors.

³ For margining purposes only. Normal operation should have Fin =25MHz.



AC Electrical Characteristics - Low Power HCSL-Compatible PCIe Outputs

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Clock Frequency	f	Spread off		100.00	•	MHz	2,3
Clock Frequency	ľ	оргсаа оп		125.00		MHz	2,3
Synthesis error	ppm _{SSoff}	PCle 100MHz or 125MHz		0		ppm	1,2
Cynthesis end	ppm _{SSon}	PCle @ -0.5% spread, 100MHz only		+/-100		ppm	1,2
Rising/Falling Edge Slew Rate	t _{SLEW}	Differential Measurement	2.2	4.1	5.7	V/ns	1,3,6
Slew Rate Variation	t _{SLVAR}	Single-ended Measurement		1	20	%	1,6
Maximum Output Voltage	V_{HIGH}	Includes overshoot		793	1150	mV	6,7
Minimum Output Voltage	V_{LOW}	Includes undershoot	-300	-22		mV	6,7
Differential Voltage Swing	V _{SWING}	Differential Measurement	300			mV	1,6
Crossing Point Voltage	V _{XABS}	Single-ended Measurement	300	419	550	mV	1,4,6
Crossing Point Variation	V _{XABSVAR}	Single-ended Measurement		115	140	mV	1,4,5
Duty Cycle	D _{CYC}	Differential Measurement	45	50.1	55	%	1
PCle Jitter - Cycle to Cycle	PCle _{JC2C}	Differential Measurement		36	125	ps	1
PCle[5:0] Skew	T _{SKEwPCle50}	Differential Measurement		1172	1500	ps	1,6,8
Spread Spectrum Modulation Frequency	f _{SSMOD}	Triangular Modulation	30	31.5	33	kHz	

Notes for PCIe Clocks:

Electrical Characteristics - Phase Jitter, PCIe Outputs at 100MHz

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	INDUSTRY SPEC LIMIT	UNITS	NOTES
	t _{jphPCle1}	PCle Gen 1 phase jitter		35	56	86	ps	1,2,3
	t _{jphPCle2Lo}	PCIe Gen 2 phase jitter Lo-band content		1.6	2.4	3	ps (RMS)	1,2,3
Jitter, Phase	t _{jphPCle2Hi}	PCIe Gen 2 phase jitter Hi-band content		1.9	2.8	3.1	ps (RMS)	1,2,3
	t _{jphPCle3}	PCIe Gen 3 phase jitter		0.5	0.83	1	ps (RMS)	1,2,3

Notes on Phase Jitter:

¹ Guaranteed by design and characterization, not 100% tested in production.

² Clock Frequency specifications are guaranteed assuming that REF is at 25MHz.

³ Slew rate measured through V swing voltage range centered about differential zero.

⁴ Vcross is defined at the voltage where Clock = Clock#.

⁵ Only applies to the differential rising edge (Clock rising, Clock# falling.)

⁶ At default SMBus settings.

⁷ The Freescale P-series CPU's have internal terminations on their SerDes Reference Clock inputs. The resulting amplitude at these inputs will be 1/2 of the values listed, which are well within the 800mV Freescale specification for these inputs.

⁸ This value includes an intentional output-to-output skew of approximately 250ps.

¹ See http://www.pcisig.com for complete specs. Guaranteed by design and characterization, not tested in production.

² Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1⁻¹².

³ Applies to PCIe outputs @ default amplitude and 100MHz with spread off or at -0.5%.



Electrical Characteristics - DDR Clock

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
DDR Clock Frequency	f _{DDR66.66}	SEL100#_66 = 1, V _T = OVDD/2 V		66.666		MHz	2,3,6
DDR Clock Frequency	f _{DDR100}	SEL100#_66 = 0, V _T = OVDD/2 V		100.00		MHz	2,3,6
Synthesis error	ppm _{SSoff}	Spread off		0		ppm	1,2,5
Synthesis endi	ppm _{SSon}	Spread on		+/-150		ppm	1,2,5
Output High Voltage	V _{OH}	V _{OH} at the selected operating frequency	2.4			V	1
Output Low Voltage	V _{OL}	V _{OL} at the selected operating frequency			0.4	V	1
	t _{SLEW00}	'00' = Hi-Z		Hi-Z		V/ns	
Slew Rate	t _{SLEW01}	'01' Slow Slew Rate (Averaging on)	1.1	1.6	2.3	V/ns	1,3,8
VDDO = 3.3V	t _{SLEW10}	'10' Fast Slew Rate (Averaging on)	1.6	2.3	3.2	V/ns	1,3,8
	t _{SLEW11}	'11' Fastest Slew Rate (Averaging on)	1.8	2.7	3.7	V/ns	1,3,8
Duty Cycle	d _{t1}	V _T = OVDD/2 V	40	51.4	60	%	1,6
Jitter, Peak period jitter	t _{jpeak}	V _T = OVDD/2 V		±96	±150	ps	1,6
Phase Noise	t _{phasenoise}	-56dBc		10	500	kHz	1,7
AC Input Swing Limits @ 3.3V OV _{DD}	$_{ extsf{T}}V_{AC}$	This is the difference between VOL and VOH at the selected operating frequency.	1.9	3.4		V	1
Spread Spectrum Modulation Frequency	f _{SSMOD}	Triangular Modulation	30	32.3	60	kHz	

Electrical Characteristics - Sys_CCB

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
		FS(1:0) = 00, VT = OVDD/2 V		66.666		MHz	2,3,6
Clock Frequency	fo oor	FS(1:0) = 01, VT = OVDD/2 V		100.00		MHz	2,3,6
Clock I requericy	f _{Sys_CCB}	FS(1:0) = 10, VT = OVDD/2 V		80.00		MHz	2,3,6
		FS(1:0) = 11, VT = OVDD/2 V		83.333		MHz	2,3,6
Synthesis error	ppm _{SSoff}	Spread off		0		ppm	1,2,5
Synthesis endi	ppm _{SSon}	Spread on		+/-150		ppm	1,2,5
Output High Voltage	V _{OH}	V _{OH} at the selected operating frequency	2.4			V	1
Output Low Voltage	V _{OL}	V _{OL} at the selected operating frequency			0.4	V	1
	t _{SLEW00}	'00' = Hi-Z	Hi-Z		V/ns		
Slew Rate	t _{SLEW01}	'01' Slow Slew Rate (Averaging on)	0.8	1.4	2.1	V/ns	1,3,8
VDDO = 3.3V	t _{SLEW10}	'10' Fast Slew Rate (Averaging on)	0.9	1.6	2.5	V/ns	1,3,8
	t _{SLEW11}	'11' Fastest Slew Rate (Averaging on)	1.1	1.9	3.1	V/ns	1,3,8
Duty Cycle	d _{t1}	V _T = OVDD/2 V	40	51.4	60	%	1,6
Jitter, Peak period jitter	t _{jpeak}	V _T = OVDD/2 V, SSC < 0.75%		±116	±150	ps	1
Phase Noise	t _{phasenoise}	-56dBc		10	500	kHz	1,7
AC Input Swing Limits @ 3.3V OV _{DD}	→V _{AC}	This is the difference between VOL and VOH at the selected operating frequency.	1.9			V	1
Spread Spectrum Modulation Frequency	f _{SSMOD}	Triangular Modulation	0	31.5	60	kHz	

Electrical Characteristics - 125M

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Clock frequency	f _{125M}	$V_T = OVDD/2 V$	125.00			ns	2,3,6
Synthesis error	ppm			0		ppm	1,2,5
Output High Voltage	V _{OH}	V _{OH} at the selected operating frequency	2.2			V	1
Output Low Voltage	V _{OL}	V _{OL} at the selected operating frequency			0.5	V	1
Rise/Fall time VDDO = 3.3V	t _{RF125M3.3V}	Measured between 0.6V and 2.7V		0.7	1	ns	1,3
Duty Cycle	d _{t1}	$V_T = OVDD/2 V$	47	52	53	%	1
Jitter, Peak period jitter	t _{jpeak}	$V_T = OVDD/2 V$			±150	ps	1



Electrical Characteristics - REF(5:0)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Clock Frequency	f	$V_T = OVDD/2 V$	25.00		MHz	2,3	
Crystal Frequency Error	ppm	Including all aging and tuning effects	-50 50		ppm	1,2	
Output High Voltage	V _{OH}	V _{OH} at the selected operating frequency 2.2		V	1		
Output Low Voltage	V _{OL}	V _{OL} at the selected operating frequency	0.4		V	1	
Slew Rate	t _{SLEW}	'00' = Hi-Z	1.0 1.7 2.7		V/ns	1,3,4	
Duty Cycle	d _{t1}	V _T = OVDD/2 V	V _T = OVDD/2 V 40 51		60	%	1
Pin to Pin Skew	t _{skew}	V_T = 1.5 V, odd/even outputs have an	N/A		ps	1	
	SKCW	intentional 180degree phase shift.					
Jitter, Peak period jitter	t _{jpeak}	$V_T = OVDD/2 V$	±78 ±200		ps	1	
Jitter, Phase	t _{jphase}	(12kHz-5MHz), V _T = 1.5 V 1.7 3		ps rms	1		

Electrical Characteristics - USB_CLK(2:1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Clock Frequency	f _{USB CLK}	$V_T = OVDD/2 V$		12.00		MHz	2,3
Clock Frequency	'USB_CLK	V 0 V B B / 2 V		24.00		MHz	2,3
Synthesis error	ppm			0		ppm	1,2,5
Output High Voltage	V _{OH}	V _{OH} at the selected operating frequency	2.2			V	1
Output Low Voltage	V _{OL}	V _{OL} at the selected operating frequency			0.4	V	1
	t _{SLEW00}	'00' = Hi-Z		Hi-Z		V/ns	
Slew Rate	t _{SLEW01}	'01' Slow Slew Rate (Averaging on)	1.0	1.4	1.8	V/ns	1,3,4
VDDO = 3.3V	t _{SLEW10}	'10' Fast Slew Rate (Averaging on)	1.5	2.0	2.7	V/ns	1,3,4
	t _{SLEW11}	'11' Fastest Slew Rate (Averaging on)	1.8	2.3	3.1	V/ns	1,3,4
Duty Cycle	d _{t1}	V _T = OVDD/2 V	45	50.3	55	%	1
Jitter, RMS	t _{jRMS}	12kHz to Nyquist		23	120	ps	1
Jitter, Cycle to cycle	t _{jcyc-cyc}	V _T = OVDD/2 V		142	350	ps	1

Electrical Characteristics - 2.048M(1:0)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Clock Frequency	f _{USB_CLK}	V _T = OVDD/2 V		2.048		MHz	2,3,6
Synthesis error	ppm			0		ppm	1,2,5
Output High Voltage	V _{OH}	V _{OH} at the selected operating frequency	2.2			V	1
Output Low Voltage	V _{OL}	V _{OL} at the selected operating frequency			0.4	V	1
	t _{SLEW00}	'00' = Hi-Z		Hi-Z	<u>-</u>	V/ns	
Slew Rate	t _{SLEW01}	'01' Slow Slew Rate (Averaging on)	1.1	1.7	2.5	V/ns	1,3,4
VDDO = 3.3V	t _{SLEW10}	'10' Fast Slew Rate (Averaging on)	1.6	2.3	3.2	V/ns	1,3,4
	t _{SLEW11}	'11' Fastest Slew Rate (Averaging on)	1.8	2.6	3.6	V/ns	1,3,4
Duty Cycle	d _{t1}	V _T = OVDD/2 V	45	46.7	55	%	1
Pin to Pin Skew	t _{skew}	V _T = OVDD/2 V		108	250	ps	1
Jitter, RMS	t _{jRMS}	12kHz to Nyquist		47	70	ps	1
Jitter, Peak period jitter	t _{jpeak}	V _T = OVDD/2 V		±170	±250	ps	1

Notes for single-ended clocks:

¹ Guaranteed by design and characterization, not 100% tested in production.

² Clock Frequency specifications are guaranteed assuming that REF is at 25MHz.

³ At default SMBus settings.

⁴ Measured between 20% and 80% of OVDD.

⁵ This is the frequency error with respect to the crystal frequency.

 $^{^{\}rm 6}$ Measured at the rising and/or falling edge at OVDD/2 V.

⁷ Phase noise is calculated as the FFT of the TIE jitter.

 $^{^{8}}$ Slew rate is measured from $\pm 0.3 \Delta V_{AC}$ at the center of peak to peak voltage at the clock input.



General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will **acknowledge** each byte **one at a time**
- Controller (host) sends a stop bit

	Index Block Write Operation						
Contro	oller (Host)		IDT (Slave/Receiver)				
Т	starT bit	İ					
Slave A	ddress D2 _(H)						
WR	WRite						
	*		ACK				
Beginn	ing Byte = N						
			ACK				
Data By	rte Count = X						
			ACK				
Beginnin	ng Byte N						
			ACK				
()	e					
()	X Byte	0				
()	×	0				
			0				
Byte N	Byte N + X - 1						
		-	ACK				
Р	stoP bit						

Note: I²C compatible. Native mode is SMBus Block mode protocol. To use I²C Byte mode set the 2[^]7 bit in the command Byte. No Byte count is used.

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- · Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

	Index Block R	ead	Operation	
Cor	ntroller (Host)	II	DT (Slave/Receiver)	
Т	starT bit			
Slave	Address D2 _(H)			
WR	WRite			
			ACK	
Begi	nning Byte = N			
			ACK	
RT	Repeat starT			
Slave	Address D3 _(H)			
RD	ReaD			
		ACK		
			Data Byte Count=X	
	ACK			
			Beginning Byte N	
	ACK			
		ē	0	
	0	X Byte	0	
	0		0	
0				
			Byte N + X - 1	
N	Not acknowledge			
Р	stoP bit			



Byte 0 Frequency and Spread Select Register

Bit	Name	Description	Type	0	1	Default
7	SS4	Sys CCB and DDRCLK Spread	RW	Coo Toble O. Cve	CCD and DDDCLV	0
6	SS3	Selection Table	RW	See Table 2: Sys_CCB and DDRCLK Spread Table		0
5	SS2	Selection Table	RW	Spiead	0	
4	SS1	DCIE Caread Calactica Table	RW	See Table 1: PC	0	
3	SS0	PCIE Spread Selection Table	RW	See Table 1: PC	0	
2	REF_5_EN	Output enable for REF_5	RW	Output Disabled	Output Enabled	1
1	REF_4_EN	Output enable for REF_4	RW	Output Disabled	Output Enabled	1
0	REF_3_EN	Output enable for REF_5	RW	Output Disabled	Output Enabled	1

Byte 1 Output Enable Register

Bit	Name	Description	Type	0	1	Default
7	REF_2_EN	Output enable for REF_2	RW	Output Disabled	Output Enabled	1
6	REF_1_EN	Output enable for REF_1	RW	Output Disabled	Output Enabled	1
5	REF_0_EN	Output enable for REF_0	RW	Output Disabled	Output Enabled	1
4	USB_CLK1_EN	Output enable for USB_CLK1	RW	Output Disabled	Output Enabled	1
3	USB_CLK2_EN	Output enable for USB_CLK2	RW	Output Disabled	Output Enabled	1
2	CK2.048_0_EN	Output enable for CK2.048_0	RW	Output Disabled	Output Enabled	1
1	CK2.048_1_EN	Output enable for CK2.048_1	RW	Output Disabled	Output Enabled	1
0	DDRCLK_EN	Output enable for DDRCLK	RW	Output Disabled	Output Enabled	1

Byte 2 Output Enable Register

Bit	Name	Description	Type	0	1	Default
7	Sys_CCB_EN	Output enable for Sys_CCB	RW	Output Disabled	Output Enabled	1
6	PCle5_EN	Output enable for PCle5	RW	Output Disabled	Output Enabled	1
5	PCIe4_EN	Output enable for PCIe4	RW	Output Disabled	Output Enabled	1
4	PCle3_EN	Output enable for PCle3	RW	Output Disabled	Output Enabled	1
3	PCIe2_EN	Output enable for PCIe2	RW	Output Disabled	Output Enabled	1
2	PCle1_EN	Output enable for PCle1	RW	Output Disabled	Output Enabled	1
1	PCIe0_EN	Output enable for PCIe0	RW	Output Disabled	Output Enabled	1
0	125M_EN	Output enable for 125M	RW	Output Disabled	Output Enabled	1

Byte 3 Slew Rate Control Register

Bit	Name	Description	Туре	0	1	Default
7	USB1_SLEW1	USB CLK1 Slew Rate Control	RW	See USB Ele	atrical Tables	0
6	USB1_SLEW0	USB_CLK I Siew hate Control	RW	See OSD ER	1	
5	USB2_SLEW1	LISB CLK2 Slaw Bata Control	RW	Soo LISP Ele	0	
4	USB2_SLEW0	USB_CLK2 Slew Rate Control RW See USB Electrical Tables		ectrical rables	1	
3	CK2.048_SLEW1	CK2.048_0 and CK2.048_1 Slew Rate	RW	Can CKO 049 Floatrical Tables		1
2	CK2.048_SLEW0	Control	RW	See CK2.048 Electrical Tables		1
1	Sys_CCB_SLEW1	Sva CCR Slaw Rate Central	RW	See Sys_CCB Electrical Tables		0
0	Sys_CCB_SLEW0	Sys_CCB Slew Rate Control	RW	See Sys_CCB i	Electrical Tables	1

Byte 4 Slew Rate Control Register

Bit	Name	Description	Type	0	1	Default
7	DDR_Slew1	DDRCLK Slew Rate Control	RW	Soo DDB Elo	ctrical Tables	0
6	DDR_Slew0	DDNCLK SIEW Hate Collifor	RW	See DDIT LIECTICAL TAbles		1
5	Reserved					
4	Reserved					
3	FS1	Sva CCB Erraguanav Salaat Latah	Sup CCR Fraguescy Salast Latels RW See Table 3: Sys_CCB F			
2	FS0	Sys_CCB Frequency Select Latch	RW	Sele	ction	Latch
1	USB1_fSel	USB_CLK1 Clock Frequency Select	RW	12MHz	24MHz	0
0	USB2_fSel	USB_CLK2 Clock Frequency Select	RW	12MHz	24MHz	1

Byte 5 is Reserved



Byte 6 PCI Express Amplitude Control Registe
--

Bit	Name	Description	Type	0	1	Default
7	PCIE_AMP1	PCI Express Amplitude Control	RW	See Table 4: PCle	Amplitude Selection	0
6	PCIE_AMP0	PCI Express Amplitude Control	RW	Ta	ble	1
5	SEL100#_66	DDRCLK latch select	R	100MHz	66MHz	latch
4	SELPCIE125#_100	PCI Express latch select	R	125MHz	100MHz	latch
3	Reserved	Reserved	RW	-	-	0
2	Reserved	Reserved	RW	-	-	1
1	Reserved	Reserved	RW	-	-	0
0	Reserved	Reserved	RW	-	-	1

Byte 7 Revision and Vendor ID Register

Bit	Name	Description	Туре	0	1	Default
7	REV ID		R	-	-	0
6	REV ID	Revision ID	R	=	-	0
5	REV ID		R	=	-	0
4	REV ID		R	=	-	1
3	Vendor ID		R	=	-	0
2	Vendor ID	Vendor ID	R	-	-	0
1	Vendor ID	vendor ib	R	=	-	0
0	Vendor ID		R	=	-	1

Byte 8 Byte Count Register


Bit	Name	Description	Type	0	1	Default
7	BC7		RW			0
6	BC6		RW			0
5	BC5		RW			0
4	BC4	D. t. O. ant D. and D. and D. (7.0)	RW	Writing to this regist	0	
3	BC3	Byte Count Programming b(7:0)	RW	many bytes wi	ll be read back.	0
2	BC2		RW			1
1	BC1		RW			0
0	BC0		RW			1


Recommended Crystal Characteristics

PARAMETER	VALUE	UNITS	NOTES
Frequency	25	MHz	1
Resonance Mode	Fundamental	1	1
Frequency Tolerance @ 25°C	±20	PPM Max	1
Frequency Stability, ref @ 25°C Over Operating Temperature Range	±20	PPM Max	1
Temperature Range (commercial)	0~70	°C	1
Temperature Range (industrial)	-40~85	°C	1
Equivalent Series Resistance (ESR)	50	Ω Мах	1
Shunt Capacitance (C _O)	7	pF Max	1
Load Capacitance (C _L)	8	pF Max	1
Drive Level	0.1	mW Max	1
Aging per year	±5	PPM Max	1



Test Loads





Differential Test Load, Zo = 100ohm, L = 5 inches

Thermal Characteristics (48-TSSOP)

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
	θ_{JC}	Junction to Case		28	°C/W	1
	θ_{Jb}	Junction to Base		42	°C/W	1
Thermal Resistance	θ_{JA0}	Junction to Air, still air	PAG48	62	°C/W	1
	θ_{JA1}	Junction to Air, 1 m/s air flow		54	°C/W	1
	θ_{JA3}	Junction to Air, 3 m/s air flow		51	°C/W	1

Thermal Characteristics (48-VFQFPN)

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
	θ_{JC}	Junction to Case		25	°C/W	1
	θ_{Jb}	Junction to Base	NLG48	3.1	°C/W	1
Thermal Resistance	θ_{JA0}	Junction to Air, still air		32	°C/W	1
	θ_{JA1}	Junction to Air, 1 m/s air flow		25	°C/W	1
	θ_{JA3}	Junction to Air, 3 m/s air flow		22	°C/W	1

¹ePad soldered to board


Marking Diagrams





Notes:

- 1. "\$" is the mark code.
- 2. "YYWW" is the last two digits of the year, and the week number that the part was assembled.
- 3. "G" after the two-letter package code denotes Pb free package.
- 4. "I" denotes industrial temperature range.
- 5. Bottom marking for TSSOP: country of origin if not USA.



00

SHEET 1 OF 2


PSC-4203-01

C

DO NOT SCALE DRAWING

Package

Outline and Dimensions (7 x 7mm 48-VFQFPN), cont.



RECOMMENDED LAND PATTERN DIMENSION

NOTES:

RENESAS

- DIMENSION ARE IN mm. ANGLES IN DEGREES.
- COMPONENT OUTLINE SHOW FOR REFERENCE IN BLACK. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
- 5. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.


TOLERANCES UNLESS SPEC	IFIED			024 Silver	Creek Vo	alle	ey Roac
DECIMAL A	ANGULAR		TM	San Jose,	CA 9513	8	
	±	T.		PHONE: (40	08) 284–	82	200
XXX± XXXX±		W	ww.IDT.com	FAX: (408)	284-85	91	
APPROVALS	DATE	TITLE	NL/NLG48 PACKA	AGE DUTL	INE		
DRAWN RAC	10/18/07		7.0×7.0 mm BODY, EPAD 5.65 mm SQ.				
CHECKED		(0.5 mm PITCH QF	N (SAWN)		
		SIZE	DRAWING No.				REV
		С	C PSC-4203-01				00
		DO NO	DO NOT SCALE DRAWING				OF 2

RENESAS

REVISIONS DESCRIPTION DATE APPROVED DCN REV T. VU 07/21/94 26490 02 CHANGE DIM A1 27494 REDRAW TO JEDEC FORMAT 03/08/95 0.3 61767 04 ADD 64 LD 01/15/99 ADD "GREEN" PAG NOMENCLATURE 10/14/04 TU VU

Package

Outline and Dimensions (6.10 mm Body 48-TSSOP)





Package

Outline

and Dimensions (6.10 mm Body 48-TSSOP), cont.

RENESAS

S	JEDE	C VARIAT	ION		N JEDEC VARIATION N				JEDEC VARIATION			
M B	ED			N D T	7252	EE		ļ ļ	72.02	EF		N D T
L	MIN	NOM	MAX	Ė	MIN	NOM	MAX	Ė	MIN	NOM	MAX	Ė
Α	-	-	1.20		-	_	1.20		-	_	1.20	
A1	.05	-	.15		.05	-	.15		.05	_	.15	
A2	.80	1.00	1.05		.80	1.00	1.05		.80	1.00	1.05	
D	12.40	12.50	12.60	4,5	13.90	14.00	14.10	4,5	16.90	17.00	17.10	4,5
Е	7.95	8.10	8.25	3	7.95	8.10	8.25	3	7.95	8.10	8.25	3
E1	6.00	6.10	6.20	4,6	6.00 6.10 6.20			4,6	6.00	6.10	6.20	4,6
N		48				56		64				

J.	U.	ŢΙ	EC.	
A	U	ш	LJ.	

ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982

DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-

DIMENSION E TO BE DETERMINED AT SEATING PLANE -C-

DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE -H-

DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .15 mm PER SIDE

DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .25 mm PER SIDE

DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED

LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT


THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP

ALL DIMENSIONS ARE IN MILLIMETERS

THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-153, VARIATION ED, EE & EF

REVISIONS										
DCN	REV	DATE	APPROVED							
26490	02	07/21/94	T. VU							
27494	03	REDRAW TO JEDEC FORMAT	03/08/95	T. VU						
61767	04	ADD 64 LD	01/15/99							
	05	ADD "GREEN" PAG NOMENCLATURE	10/14/04	TU VU						
	06	CHANGE SOME COMMON DIMENSION	03/14/07	TU VU						
	26490 27494	26490 02 27494 03 61767 04 05	DCN REV DESCRIPTION 26490 02 CHANGE DIM A1 27494 03 REDRAW TO JEDEC FORMAT 61767 04 ADD 64 LD 05 ADD "GREEN" PAG NOMENCLATURE	DCN REV DESCRIPTION DATE 26490 02 CHANGE DIM A1 07/21/94 27494 03 REDRAW TO JEDEC FORMAT 03/08/95 61767 04 ADD 64 LD 01/15/99 05 ADD "GREEN" PAG NOMENCLATURE 10/14/04						

LAND PATTERN DIMENSIONS



Γ		MIN	MAX	MIN	MAX	MIN	MAX		
Ī	Р	8.90	9.10	8.90	9.10	8.90	9.10		
ſ	P1	5.90	6.10	5.90	6.10	5.90	6.10		
	P2	11.50	BSC	13.50	BSC	15.50 BSC			
ſ	Χ	.30	.40	.30	.40	.30	.40		
ſ	е	.50 BSC		.50 E	.50 BSC		.50 BSC		
	N	48		5	56		64		

TOLERANCES UNLESS SPE			TM T		tender Wa	•
DECIMAL XX±	ANGULAR ±				lara, CA ! (408) 727	
XXX± XXXX±		w w	ww.IDT.com	FAX: (4	08) 492-8	674
APPROVALS	DATE	TITLE	PA/PAG PACKAG	E OUTL	.INE	
DRAWN		ĺ	6.10 mm BODY	WIDTH	TSS0P	
CHECKED			.50 mm PITCH			
		SIZE	DRAWING No.			REV
		C	PSC-	4039)	06
		DO NO	OT SCALE DRAWING		SHEET 2	OF 2



Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
6V49205BPAGI	see page 12	Tubes	48-pin TSSOP	-40 to +85°C
6V49205BPAGI8		Tape and Reel	48-pin TSSOP	-40 to +85°C
6V49205BNLGI	see page 12	Tray	48-pin VFQFPN	-40 to +85°C
6V49205BNLGI8		Tape and Reel	48-pin VFQFPN	-40 to +85°C

[&]quot;G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

Revision History

Rev.	Issue Date	Issuer	Description	Page #
М	12/9/2013	R. Wade	Extensive overhaul of Electrical tables to more closely align with Freescale published specifications. Updated electrical tables with characterization data. Clarified SMBus registers for Slew Rate Controls Moved electrical tables in front of SMBus for consistency with other data sheets. Updated Thermal Data and added test loads for clarity. Updated front page text Minor updates to pin names (mainly power and ground) for consistency and clarity Move to Final	Various
N	6/2/2014	R. Wade	Corrected pin description for pin 44.	3
Р	8/10/2015	R. Wade	Updated SMBus operating frequency from 100KHz minimum to 400KHz maximum.	5
Q	5/11/2016	RDW	Correct PCleT_LRn and PCleC_LRn to be PCleT_Ln and PCleC_Ln to indicate that the Rs for the PCle outputs is outside the part and to correct the pin description accordingly. The test loads for the device are correct. Update block diagram PCle pin names to be consistent.	1-3
R	11/22/2016	RDW	Undo Revision Q PCle outputs have integrated terminations for 100ohm differential Zo. Update Test Loads Update Features/Benefits	1-3, 12
S	5/5/2017	RDW	Updated bit values in the "Sys_CCB Frequency Select" table. Updated 48-TSSOP and 48-VFQFPN package outline drawings. Updated legal disclaimer.	3, 13-16



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Renesas Electronics:

6V49205BPAGI 6V49205BPAGI8 6V49205BNLGI 6V49205BNLGI8