























Electrical Rules Check Repor

Class	Document	Message
		Successful Compile for Electronics.PrjPc

Design Rules Verification ReporFilename: \\Mac\Home\Desktop\Duke\BME464\Electronics\Main.PcbDc

Warnings C Rule Violations C

Warnings	
Total	Л

Rule Violations	
SMD Neck-Down Constraint (Percent=100%) (Al	0
Short-Circuit Constraint (Allowed=No) (All),(Al	0
Un-Routed Net Constraint ((All)	0
Clearance Constraint (Gap=5mil) (All),(All	0
Power Plane Connect Rule(Direct Connect)(Expansion=20mil) (Conductor Width=10mil) (0
Width Constraint (Min=10mil) (Max=20mil) (Preferred=10mil) (A	0
Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (A	0
Hole Size Constraint (Min=1mil) (Max=150mil) (Al	0
Hole To Hole Clearance (Gap=10mil) (All),(Al	0
Minimum Solder Mask Sliver (Gap=1mil) (All),(Al	0
Silk To Solder Mask (Clearance=5mil) (Disabled)(IsPad),(A	0
Silk to Silk (Clearance=2mil) (All),(All	0
Net Antennae (Tolerance=0mil) (Al	0
Modified Polygon (Allow modified: No), (Allow shelved: No	0
Width Constraint (Min=10mil) (Max=20mil) (Preferred=20mil) (InNet('VSS	0
Width Constraint (Min=10mil) (Max=20mil) (Preferred=20mil) (InNet('VDD	0
Width Constraint (Min=10mil) (Max=20mil) (Preferred=20mil) (InNet('GND	0
Room Digital (Bounding Region = (2240.709mil, 1180mil, 2820.709mil, 1875m	0
Room Filtering1 (Bounding Region = (1945.591mil, 1680mil, 2971.811mil, 2820m	0
Room Filtering2 (Bounding Region = (1153.78mil, 1313.07mil, 2180.001mil, 2613.07m	0
Room Main (Bounding Region = (920mil, 2940mil, 3080mil, 3040mi	0
(Room prove (Bolina higher))on = (1774.409mil, 2340mil, 2227.559mil, 2800m	0
Room Input1 (Bounding Region = (1300mil, 2420mil, 1700mil, 2900m	0
Room Input2 (Bounding Region = (2300mil, 2420mil, 2700mil, 2900m	0
Room Pos (Bounding Region = (1680mil, 1200mil, 2180mil, 1560mi	0
(Roo ନମ୍ମାହର୍ଷ୍ୟ (Bit Grass) in (1200mil, 1280mil, 1880mil, 1773.15m	0
Total	0

Monday 24 Oct 2016 10:44:35 Pl