

Title		
Size A	Number	Revision
Date: 11/5/16		Sheet of
File: \\..\Digital.SchDoc		Drawn By:



Title		
Size A	Number	Revision
Date: 11/5/16		Sheet of
File: \\..\Drive.SchDoc		Drawn By:



Title		
Size A	Number	Revision
Date: 11/5/16		Sheet of
File: \\..\Filtering.SchDoc		Drawn By:



Title		
Size A	Number	Revision
Date: 11/5/16		Sheet of
File: \\..\Input.SchDoc		Drawn By:



Title		
Size: A	Number	Revision
Date: 11/5/16		Sheet of
File: \\..\Main.SchDoc		Drawn By:



Title			
Size A	Number		Revision
Date:	11/5/16	Sheet of	
File:	\\..\Vdd.SchDoc	Drawn By:	



Title			
Size A	Number		Revision
Date:	11/5/16	Sheet of	
File:	\\..\Vss.SchDoc	Drawn By:	


P5
R20_Input2
R21_Input2
R22_Input2
U1_Input2
R20_Input1
R21_Input1
R22_Input1
U1_Input1
P3
U3_Drive2
R18_Drive2
R17_Drive2
R19_Drive2
U3_Drive1
R18_Drive1
R17_Drive1
R19_Drive1
P2
R32
R28
R29
R30
R31
PIC
P4
R23
C23
R27
U7
C22
R26
L2
R25
C21
P6
C20
L1
R33
U6
C19
R24
P1


P5
P3
P2
P4
P1
P6
R32
R28
R29
R30
R31
R33
L1


C7
C2
C7
C2


P5
P3
P2
P4
P6
P1
PIC
R32
R28
R29
R30
R31
R33
L1

C2
C2
C2
C2

Electrical Rules Check Repor

Class	Document	Message
		Successful Compile for Electronics.PrjPc

Design Rules Verification Repor

Filename : \\Mac\Home\Desktop\Duke\BME464\Electronics\Main.PcbD

Warnings 0
Rule Violations 0

Warnings	
Total	0

Rule Violations	
Room Main (Bounding Region = (3000mil, 1715mil, 3050mil, 2435m	0
Room Input2 (Bounding Region = (1270mil, 2600mil, 1750mil, 2993.15m	0
Room Input1 (Bounding Region = (2250mil, 2600mil, 2730mil, 2993.15m	0
Room Drive2 (Bounding Region = (1445mil, 2200mil, 1950mil, 2550m	0
Room Drive1 (Bounding Region = (2050mil, 2200mil, 2555mil, 2550m	0
Room Digital (Bounding Region = (1655mil, 1510mil, 2300mil, 2150m	0
Modified Polygon (Allow modified: No), (Allow shelved: No	0
Net Antennae (Tolerance=0mil) (All	0
Silk to Silk (Clearance=2mil) (All),(All	0
Silk To Solder Mask (Clearance=5mil) (Disabled)(IsPad),(A	0
Minimum Solder Mask Sliver (Gap=1mil) (All),(All	0
Hole To Hole Clearance (Gap=10mil) (All),(All	0
Hole Size Constraint (Min=1mil) (Max=150mil) (All	0
Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (A	0
Width Constraint (Min=10mil) (Max=20mil) (Preferred=10mil) (A	0
Power Plane Connect Rule(Direct Connect)(Expansion=20mil) (Conductor Width=10mil) (	0
Clearance Constraint (Gap=5mil) (All),(All	0
Un-Routed Net Constraint ((All)	0
Short-Circuit Constraint (Allowed=No) (All),(All	0
SMD Neck-Down Constraint (Percent=100%) (All	0
Room Filtering1 (Bounding Region = (1027.15mil, 1238mil, 2792.15mil, 1903m	0
Room Filtering2 (Bounding Region = (1034mil, 2141.409mil, 2799mil, 2806.409m	0
Room Pos (Bounding Region = (1505mil, 1071.85mil, 1945mil, 1441.85m	0
Room Neg (Bounding Region = (2155mil, 1198.071mil, 2735mil, 1568.071m	0
Total	0