

Title		
Size A	Number	Revision
Date: 10/24/16		Sheet of
File: \\..\Digital.SchDoc		Drawn By:



Title		
Size A	Number	Revision
Date: 10/24/16		Sheet of
File: \\..\Drive.SchDoc		Drawn By:



Title		
Size A	Number	Revision
Date: 10/24/16		Sheet of
File: \\..\Filtering.SchDoc		Drawn By:



Title		
Size: A	Number	Revision
Date: 10/24/16		Sheet of
File: \\..\Input.SchDoc		Drawn By:



Title		
Size: A	Number	Revision
Date: 10/24/16		Sheet of
File: \\..\Main.SchDoc		Drawn By:



Title			
Size A	Number		Revision
Date:	10/24/16	Sheet of	
File:	\\..\Vdd.SchDoc	Drawn By:	



Title			
Size A	Number		Revision
Date:	10/24/16	Sheet of	
File:	\\..\Vss.SchDoc	Drawn By:	


P5
R1_Filtering1
R4_Filtering1
R6_Filtering1
U1_Filtering1
R32
R33
R31
R1_Filtering2
R4_Filtering2
R6_Filtering2
R7_Filtering1
C2_Filtering1
R5_Filtering1
R3_Filtering1
R29
R7_Filtering2
C2_Filtering2
R5_Filtering2
R3_Filtering2
R30
R28
C7_Filtering2
R8_Filtering2
R15_Filtering2
R14_Filtering2
P2
P4
R10_Filtering2
R11_Filtering2
U2_Filtering2
U5
R16_Filtering2
P3
R12_Filtering2
R13_Filtering2
R9_Filtering2
R23
P1
P6


P5
R32
R33
R31
C2
C2
R30
R28
R29
C7
P2
P4
P3
P1
P6


C15
C7
L2
L1


P5
R32
R33
R31
R30
R28
R29
C2
C7
P2
P3
P4
U5
P1
P6



Electrical Rules Check Repor

Class	Document	Message
		Successful Compile for Electronics.PrjPc

Design Rules Verification Repor

Filename : \\Mac\Home\Desktop\Duke\BME464\Electronics\Main.PcbD

Warnings 0
Rule Violations 0

Warnings	
Total	0

Rule Violations	
SMD Neck-Down Constraint (Percent=100%) (Al	0
Short-Circuit Constraint (Allowed=No) (All),(Al	0
Un-Routed Net Constraint ((All)	0
Clearance Constraint (Gap=5mil) (All),(Al	0
Power Plane Connect Rule(Direct Connect)(Expansion=20mil) (Conductor Width=10mil) (	0
Width Constraint (Min=10mil) (Max=20mil) (Preferred=10mil) (A	0
Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (A	0
Hole Size Constraint (Min=1mil) (Max=150mil) (Al	0
Hole To Hole Clearance (Gap=10mil) (All),(Al	0
Minimum Solder Mask Sliver (Gap=1mil) (All),(Al	0
Silk To Solder Mask (Clearance=5mil) (Disabled)(IsPad),(A	0
Silk to Silk (Clearance=2mil) (All),(All	0
Net Antennae (Tolerance=0mil) (Al	0
Modified Polygon (Allow modified: No), (Allow shelved: No	0
Width Constraint (Min=10mil) (Max=20mil) (Preferred=20mil) (InNet('VSS	0
Width Constraint (Min=10mil) (Max=20mil) (Preferred=20mil) (InNet('VDD	0
Width Constraint (Min=10mil) (Max=20mil) (Preferred=20mil) (InNet('GND	0
Room Digital (Bounding Region = (2240.709mil, 1180mil, 2820.709mil, 1875m	0
Room Filtering1 (Bounding Region = (1945.591mil, 1680mil, 2971.811mil, 2820m	0
Room Filtering2 (Bounding Region = (1153.78mil, 1313.07mil, 2180.001mil, 2613.07m	0
Room Main (Bounding Region = (920mil, 2940mil, 3080mil, 3040mi (InComponentClass('Main'))	0
Room Drive (Bounding Region = (1774.409mil, 2340mil, 2227.559mil, 2800m	0
Room Input1 (Bounding Region = (1300mil, 2420mil, 1700mil, 2900m	0
Room Input2 (Bounding Region = (2300mil, 2420mil, 2700mil, 2900m	0
Room Pos (Bounding Region = (1680mil, 1200mil, 2180mil, 1560mi (InComponentClass('Pos'))	0
Room Neg (Bounding Region = (1200mil, 1280mil, 1880mil, 1773.15m	0
Total	0