
# **EE6094 CAD for VLSI Design**

# **Programming Assignment 1: Benchmark Translator**

Student ID: 107501540 Student name: 林宜霆

## A. Readme

## I. Flow chart



## II. Execute and test

You need to add the sources to the workstation first:

source /usr/cad/cadence/CIC/incisiv.cshrc source /usr/cad/synopsys/CIC/verdi.cshrc

The program's name is "107501540 PA1.cpp", you can compile the program by:

g++ -std=c++11 107501540 PA1.cpp -o 107501540 PA1.exe

The executable file is called "107501540\_PA1.exe", then execute it:

```
107501540_PA1.exe c17.isc c17.v
107501540_PA1.exe c880.isc c880.v
107501540_PA1.exe c6288.isc c6288.v
```

After generate the verilog files, you can test whether they are correct or not by:

```
ncverilog +access+r c17.v c17_testbench.v
ncverilog +access+r c880.v c880_testbench.v
ncverilog +access+r c6288.v c6288_testbench.v
```

#### III. Variables

```
string content, temp, gate_number, gate_name, gate_type, gate_from, module_name;
string input_save[3000], output_save[3000], wire_save[3000], save_f[10000];
string fanin_source;
string fanout_gate_number[20000], fanout_gate_name[20000], fanout_gate_newname[20000];

int input_number = 0, output_number = 0, wire_number = 0, save_number_f = 0;
int fanout_number = 0, fanin_number = 0;
int fanout_count = 0;
int i = 0, j = 0;
```

## (1) string

content, temp, gate number, gate name, gate type, gate from, module name

→ Save the information as the name of the *string*.

input\_save[3000], output\_save[3000], wire\_save[3000], save\_f[10000]

→ Save the input, output, wire, and the all gates data for the output needs.

fanin source

→ Save fan-in to check which gate we need for the gates.

fanout gate number[20000], fanout gate name[20000], fanout gate newname[20000]

→ Save the information for the fan-out needs.

#### (2) int

input number, output number, wire number, save number f

→ The number counted for those *strings*.

fanout\_number, fanin\_number

→ Hold the fanout and fanin numbers from input.

fanout\_count

→ The number counted for *strings* such as fanout\_gate\_number, fanout\_gate\_name, and fanout gate newname.

i, j

→ The integers use for the *for* loop.

#### IV. Codes

There are three main parts of the program: module name, input, and output.

#### (1) Module name

```
int main (int argc, char *argv[]) {
   ifstream fin;
   ofstream fout;

fin.open(argv[1]); if(fin.fail()) {cout << "ERROR" << endl;}
   fout.open(argv[2]); if(fout.fail()) {cout << "ERROR" << endl;}</pre>
```

We use "argc" and "argv" to get the information from the command.

```
// ----- module_name
module_name = argv[1];
module_name = module_name.erase(module_name.find("."), 4);
```

We get the module name by erasing ".isc".

#### (2) Input

```
// ----- input ----- while (fin >> content) {
```

We get the input in while loop, and it will stop when it doesn't have data anymore.

```
if (content[0] == '*') {
   getline (fin, content);
   continue;
}
```

The line start by "\*" can be ignored, so we use "getline" to get the rest of the line.

If the input is not start from "\*", which can't be ignored, we will enter the part below.

```
We separate the gate types as "input", "from", and others.
```

```
is input
if (gate_type == "inpt") {
    fin >> fanout_number >> fanin_number;
    input_save[input_number] = "gat" + gate_number;
    if (fanout_number != 0) {
        fanout_gate_number[fanout_count] = gate_number;
        fanout_gate_name[fanout_count] = input_save[input_number];
    }
    input_number += 1;
    fanout_count += 1;
    getline (fin, content);
    continue;
}
```

If the input gate is also the fan-out gate to other gates, we will save it in the *strings* in order to get the data when we need it.

```
is from
else if (gate_type == "from") {
    fin >> gate_from;
    for (i = 0; i < fanout_count;) {
        if (fanout_gate_name[i] == gate_from) {
            fanout_gate_number[fanout_count] = gate_number;
            fanout_gate_name[fanout_count] = fanout_gate_name[i];
            break;
        }
        else {
            i += 1;
        }
    }
    fanout_count += 1;
    getline (fin, content);
    continue;
}</pre>
```

Search which gate we need, and save the current gate number with the information of the gate we need in the *strings*.

If the gate type is not input or from, we separate the rest gates as "is output" or "not output".

```
is output
if (fanout_number == 0) {
   if (gate_type == "buff") {gate_type = "buf";}
   output_save[output_number] = "gat_out" + gate_number;
    save_f[save_number_f] = gate_type + " gat" + gate_number + " (" + output_save[output_number] + ", ";
   for (i = 0; i <= fanin_number - 1; i++) {</pre>
        fin >> fanin_source;
        for (j = 0; j < fanout_count; ) {</pre>
            if (fanout_gate_number[j] == fanin_source) {
                save_f[save_number_f] += fanout_gate_newname[j];
                break;
            else {j += 1;}
        if (i == fanin_number - 1) {save_f[save_number_f] += ");";}
        else {save_f[save_number_f] += ", ";}
   output_number += 1;
   save number f += 1;
    continue:
```

If we need the fan-in of the previous gate, we will get the data from the *strings* of fan-out, and save the data in the *strings*.

```
not output
else {
   wire_save[wire_number] = "gat_out" + gate_number;
   fanout_gate_number[fanout_count] = gate_number;
    fanout_gate_name[fanout_count] = gate_name;
    fanout_gate_newname[fanout_count] = wire_save[wire_number];
    save_f[save_number_f] = gate_type + " gat" + gate_number + " (" + wire_save[wire_number] + ", ";
    for (i = 0; i <= fanin_number - 1; i++) {</pre>
        fin >> fanin source;
        for (j = 0; j < fanout_count; ) {</pre>
            if (fanout_gate_number[j] == fanin_source) {
                save_f[save_number_f] += fanout_gate_newname[j];
                break:
            else {j += 1;}
        if (i == fanin_number - 1) {save_f[save_number_f] += ");";}
        else {save_f[save_number_f] += ", ";}
    wire_number += 1;
    fanout_count += 1;
    save_number_f += 1;
    continue;
```

If we need the fan-in of the previous gate, we will get the data from the *strings* of fan-out, and save the data in the *strings*.

### (3) Output

```
------output -----
fout << "`timescale 1ns/1ps" << endl;
fout << "module " << module name << " (" << input save[0];
for (i = 1; i < input_number; i++) {fout << ", " << input_save[i];}
for (i = 0; i < output_number; i++) {fout << ", " << output_save[i];}</pre>
fout << ");" << endl;
fout << "input " << input_save[0];
for (i = 1; i < input_number; i++) {fout << ", " << input_save[i];}</pre>
fout << ";" << endl;
fout << "output " << output save[0];
for (i = 1; i < output_number; i++) {fout << ", " << output_save[i];}</pre>
fout << ";" << endl;
fout << "wire " << wire_save[0];
for (i = 1; i < wire_number; i++) {fout << ", " << wire_save[i];}</pre>
fout << ";" << endl;
for (i = 0; i < save_number_f; i++) {fout << save_f[i] << endl;}</pre>
fout << "endmodule";
```

Output format is as usual Verilog code.

## **B.** Completion

The completion of three files are as follow. Each of them has occurred the "heart" as we execute the program.

## I. c17

## II. c880

#### III. c6288

## C. Hardness

At the beginning, I was confused how to separate the input information. The methods I was thinking about are "string", "vector", and "linked-list". Since I started to code late, I chose "string", which it's more familiar to me for saving data. I also hesitated about the input format, and decided to use the format like "cin" instead of "getline". But I still use "getline" when I need to collect the rest of the line.

I detected all of the gate type (like "and", "nand", and so on) originally, yet found out that we just need to separate "input", "from", and others. So the codes could be merged since the input detection was reduced, and the runtime decreased a lot.

Though I was stick out at the beginning, I figured out the solutions and completed the work in the end.

# **D.** Suggestions

I think the PA document is clear enough, and the support materials are useful. Thanks for whom dedicated to this PA.