

Report


1. Core to IO boundary:




2. Core Ring:




3. Post-Route setup time analysis:




4. Post-Route hold time analysis:




5. DRC result:




6. LVS result:



7. Post Layout simulation result:



8. Power result:



9. IR Drop Results:

使用兩組power ring,每組裡面包含11組VCC和GND,且使用四組 stripes(metal 2, 3, 4, 5),每條stripe的寬度為5。

