
WEEK 3

Lab Exercises:

1. Using for loop, write behavioral Verilog code to convert an N bit grey code into equivalent binary code.

Program:


```
module gtb (BIN, GRAY);
parameter N = 4;
input [N-1: 0] GRAY;
output [N-1: 0] BIN;
reg [N-1: 0] BIN;
integer i;
always @(GRAY)
begin BIN[N-1] = GRAY[N-1];
for(i = N-2; i >= 0; i = i-1)
BIN[i] = BIN[i+1]^GRAY[i];
end
endmodule
```



2. Write and simulate the Verilog code for a 4-bit comparator using 2-bit comparators.

Program:

```
module comp4(x,y,l,g,e);
input [3:0] x,y;
output I,g,e;
wire l1,g1,e1,l2,g2,e2;
com2bit stage0(x[0],y[0],x[1],y[1],l1,g1,e1);
com2bit stage1(x[2],y[2],x[3],y[3],l2,g2,e2);
assign e = e1 & e2;
assign g = g2 | (e2\&g1);
assign I = I2 | (e2&I1);
endmodule
module com2bit(x0,y0,x1,y1,l,g,e);
input x0,y0,x1,y1;
output l,g,e;
wire i,j;
assign j = ^(x1^y1);
assign i = ^(x0^y0);
assign e = i&j;
assign g = (x1&^y1)|(j&x0&y0);
assign I = ^(g|e);
endmodule
```



3. Write behavioral Verilog code for


- an 8 to 1 multiplexer using case statement
- a 2 to 1 multiplexer using the if-else statement.

Using the above modules write the hierarchical code for a 16 to 1 multiplexer.

Program:

```
module mux16to1(w,s,f);
input [15:0]w;
input [3:0]s;
output f;
reg f;
mux8to1 stage0(w[7:0],s[2:0],s1);
mux8to1 stage1(w[15:8],s[2:0],s2);
mux2to1 stage2(s1,s2,s[3],f);
endmodule
module mux8to1(w,s,f);
input [7:0]w;
input [2:0]s;
output f;
reg f;
always @(w or s or f)
begin
case(s)
0:f=w[0];
1:f=w[1];
2:f=w[2];
3:f=w[3];
4:f=w[4];
```

```
5:f=w[5];
6:f=w[6];
7:f=w[7];
endcase
end
endmodule
module mux2to1(w0,w1,s,f);
input w0,w1,s;
output f;
reg f;
always @(w0 or w1 or s)
begin
if(s==0)
assign f = w0;
else
assign f = w1;
end
endmodule
```



WEEK 4

Lab Exercises:


1: Write and simulate the Verilog code for a BCD to Excess 3 code converter using 8 to 1 multiplexers and other necessary gates.

Program: module bcd2excess3(bcd,exc); input [3:0]bcd; output [3:0]exc; $mux8to1\ stage0(\{1'b0,1'b0,bcd[0],1'b1,1'b1,X,X,X\},\ bcd[3:1],\ exc[3]);$ $mux8to1 stage1(\{bcd[0],1'b1,\sim bcd[0],1'b0,bcd[0],X,X,X\}, bcd[3:1], exc[2]);$ mux8to1 stage2({~bcd[0],bcd[0],~bcd[0],bcd[0],x,X,X}, bcd[3:1], exc[1]); assign $exc[0] = \sim bcd[0]$; endmodule module mux8to1(w,s,f); input [0:7]w; input [2:0]s; output f; reg f; always @(w or s or f)


begin		
case(s)		
0:f=w[0];		
1:f=w[1];		
2:f=w[2];		
3:f=w[3];		
4:f=w[4];		
5:f=w[5];		
6:f=w[6];		
7:f=w[7];		
endcase		
end		

Waveform:

endmodule



2: Write behavioral Verilog code for a 2 to 4 decoder with active low enable input and active high output using case statement. Using this, design a 4 to 16 decoder with active low enable input and active high output and write the Verilog code for the same.



```
endmodule

module dec4to16(w,y,en);

input en;

input [3:0]w;

output [15:0]y;

reg [15:0]f;

wire [3:0]x;

decode2to4 stage0(w[3:2],x[3:0],en);

decode2to4 stage1(w[1:0],f[3:0],~x[0]);

decode2to4 stage2(w[1:0],f[7:4],~x[1]);


decode2to4 stage3(w[1:0],f[11:8],~x[2]);

decode2to4 stage4(w[1:0],f[15:12],~x[3]);
```


Waveform:

endmodule

assign y=~f;



3: Write behavioral Verilog code for 16 to 4 priority encoder using for loop.



begin

if(w[k] == 1)

y = k;

end

z = 1;

end

end

endmodule

