WEEK 7


Lab Exercises:

- 1. Design and simulate the following counters:
- a) 4 bit synchronous up counter

Code:

```
module 17a (clk,logic,out);
input clk,logic;
output [3:0]out;
reg [3:0]out;
always@(posedge clk)
begin
if(!logic)
out <= 0;
else
out <= out + 1;
end
endmodule
```

Waveform:




b) 3 bit synchronous up/down counter with a control input up/down'. If up/down' = 1, then the circuit should behave as an up counter. If up/down' = 0, then the circuit should behave as a down counter.

Code:

```
module 17b (clock,updown,reset,c);
input clock,reset,updown;
output [2:0]c;
reg [2:0]c;
always@(posedge clock)
begin
if(!reset)
c <= 0;
```

else begin if(updown) $c \le c + 1;$ else $c \le c - 1;$ end end endmodule



WEEK 8

Lab Exercises:


1. Write and simulate the Verilog code to swap the contents of two registers using multiplexers.

Code:

```
module swapmux (Resetn, Clock, w, Data, RinExt1, RinExt2, RinExt3, BusWires, Done);
parameter n = 8;
input Resetn, Clock, w, RinExt1, RinExt2, RinExt3;
input [n-1:0] Data;
output [n-1:0] BusWires;
reg [n-1:0] BusWires;
output Done;
wire [n-1:0] R1, R2, R3;
wire R1in, R2in, R3in;
reg [2:1] y, Y;
parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10, D = 2'b11;
// Define the next state combinational circuit for FSM
always @(w or y)
case (y)
A: if (w) Y = B;
else Y = A;
B: Y = C;
C: Y = D;
D: Y = A;
endcase
always @(negedge Resetn or posedge Clock)
if (Resetn == 0) y<=A;
else y \le Y;
// Define control signals
assign R3in = (y == B);
assign R2in = (y == C);
assign R1in = (y == D);
assign Done = (y == D);
// Instantiate registers
regn reg1 (BusWires, RinExt1 | R1in, Clock, R1);
regn reg2 (BusWires, RinExt2 | R2in, Clock, R2);
regn reg3 (BusWires, RinExt3 | R3in, Clock, R3);
// Define the multiplexers
always @(y or Data or R1 or R2 or R3)
if (y == A) BusWires = Data;
```

```
else if (y == B) BusWires = R2;
else if (y == C) BusWires = R1;
else BusWires = R3;
endmodule
module regn(R, L, Clock, Q);
parameter n = 8;
input [n-1:0] R;
input L, Clock;
output[n-1:0] Q;
reg [n-1:0] Q;
always @(posedge Clock)
if (L)
Q <= R;
endmodule
```

Waveform:



2. Simulate a simple processor that can perform the following functions:

Operation	Function performed
Load Rx, Data	$Rx \leftarrow Data$
Move Rx, Ry	$Rx \leftarrow [Ry]$
Add Rx, Ry	$Rx \leftarrow [Rx] + [Ry]$
Sub Rx, Ry	$Rx \leftarrow [Rx] - [Ry]$

Code:

```
module l8b(Data, Reset, w, Clock, F, Rx, Ry,R0, R1, R2, R3, Count, I, BusWires); input [3:0] Data; input Reset, w, Clock; input [1:0] F, Rx, Ry; output [1:0] Count, I; output [3:0] BusWires, R0, R1, R2, R3;
```

```
reg [3:0] BusWires;
reg [3:0] Sum;
reg [0:3] Rin, Rout;
reg Extern, Ain, Gin, Gout, AddSub;
wire [0:3] Xreg, Y;
wire [3:0] A, G;
wire [1:6] Func, FuncReg, Sel;
upcount1 counter (Reset, Clock, Count);
assign Func = \{F, Rx, Ry\};
wire FRin = w \& \sim Count[1] \& \sim Count[0];
regn3 functionreg (Func, FRin, Clock, FuncReg);
assign I = FuncReg[1:2];
dec2to4 decX (FuncReg[3:4], 1'b1, Xreg);
dec2to4 decY (FuncReg[5:6], 1'b1, Y);
always @(Count or I or Xreg or Y)
begin
Extern = 1'b0; Ain = 1'b0; Gin = 1'b0;
Gout = 1'b0; AddSub = 1'b0; Rin = 4'b0; Rout = 4'b0;
case (Count)
2'b00:;
2'b01:
case (I)
2'b00:
begin
Extern = 1'b1; Rin = Xreg;
end
2'b01:
begin
Rout = Y; Rin = Xreg;
end
default:
begin
```

```
Rout = Xreg; Ain = 1'b1;
end
endcase
2'b10:
case(I)
2'b10: begin
Rout = Y; Gin = 1'b1;
end
2'b11: begin
Rout = Y; AddSub = 1'b1; Gin = 1'b1;
end
default:;
endcase
2'b11:
case (I)
2'b10, 2'b11:
begin
Gout = 1'b1; Rin = Xreg;
end
default:;
endcase
endcase
end
regn2 reg_0 (BusWires, Rin[0], Clock, R0);
regn2 reg_1 (BusWires, Rin[1], Clock, R1);
regn2 reg_2 (BusWires, Rin[2], Clock, R2);
regn2 reg_3 (BusWires, Rin[3], Clock, R3);
regn2 reg_A (BusWires, Ain, Clock, A);
always @(AddSub or A or BusWires)
begin
if (!AddSub)
Sum = A + BusWires;
```

```
else
Sum = A - BusWires;
end
regn2 reg_G (Sum, Gin, Clock, G);
assign Sel = {Rout, Gout, Extern};
always @(Sel or R0 or R1 or R2 or R3 or G or Data)
begin
if (Sel == 6'b100000)
BusWires = R0;
else if (Sel == 6'b010000)
BusWires = R1;
else if (Sel == 6'b001000)
BusWires = R2;
else if (Sel == 6'b000100)
BusWires = R3;
else if (Sel == 6'b000010)
BusWires = G;
else BusWires = Data;
end
endmodule
module upcount1(Clear, Clock, Q);
input Clear, Clock;
output [1:0] Q;
reg [1:0] Q;
always @(posedge Clock)
if (Clear)
Q \le 0;
else
Q \le Q + 1;
endmodule
module regn2(R, L, Clock, Q);
parameter n = 4;
```

```
input [n-1:0] R;
input L, Clock;
output[n-1:0] Q;
reg [n-1:0] Q;
always @(posedge Clock)
if (L)
Q \leq R;
endmodule
module dec2to4 (W, En, Y);
input [1:0]W;
input En;
output [0:3] Y;
reg [0:3] Y;
always @(W or En)
case ({En,W})
3'b100: Y = 4'b1000;
3'b101: Y = 4'b0100;
3'b110: Y = 4'b0010;
3'b111: Y = 4'b0001;
default: Y = 4'b0000;
endcase
endmodule
module regn3(R, L, Clock, Q);
parameter n = 6;
input [n-1:0] R;
input L, Clock;
output[n-1:0] Q;
reg [n-1:0] Q;
always @(posedge Clock)
if (L)
Q \leq R;
endmodule
```

Waveform:



Start: 0.0ns	+ +	End: 1.0us	Interva	i: 1.0us									
Name:	_Value:	20.0ns	40.0ns	60.0ns	80.0ns	100.0ns	120.0ns	140.0ns	160.0ns	180.0ns	200.0ns	220.0ns	240.0n
regn2:reg_2 F		20.5115	40.0110	00.0110	00:0110	100,0110	0000	140.0110	100.0110	100,0110	200,0110	220,0110	
	1						0000						\rightarrow
							0000						-
							0000						_
regn2:reg_3 0													
							0000						\rightarrow
a⊮ regn2:reg_A C							0000						
	B 0000						0000						
	B 0000						0000						
	B 0000						0000						
	B 0000						0000						
der dataa[30	B 0000						0000						
der datab[30	B 0000						0000						
der result[30	B 0000						0000						
der0 gcp[22]	B 0						0						
	B 0000						0000						
	B 0000						0000						
	B 0000						0000						
	B 0000						0000						
	B 0000						0000						
ab_node[30	B 1111						1111						
der dataa[30							0000						
der datab[30							1111						
der result[30	1						0000						_
	4 - 5000						3000						

Start: 0.0ns	+ -	End:	1.0us	Interval:	1.0us									
Name:	_Value:	Ţ	20.0ns	40.0ns	60.0ns	80.0ns	100.0ns	120.0ns	140.0ns	160.0ns	180,0ns	200.0ns	220.0ns	240.0n
_ffs data[30]	B 0000							0000						
ffs result[30]	B 0000							0000						
	B 0000							0000						
regn2:reg_G C	B 0000							0000						
	B 0000							0000						
	B 0000							0000						
II.	1													