		ARCHITECTURES			
_ <b>_</b>	•	ystem (CBCS) scheme] ic year 2017 - 2018)			
(Effective II	SEMESTER -	•			
Subject Code	17CS72	IA Marks		40	
Number of Lecture Hours/Week	4	Exam Marks		60	
Total Number of Lecture Hours	50	Exam Hours	03		
	CREDITS -	- 04	<u> </u>		
Module – 1				Teaching	
				Hours	
Theory of Parallelism: Parallel C	•		_	10 Hour	
Multiprocessors and Multicompute					
and VLSI Models, Program and N	-				
Program Partitioning and Sched			•		
Interconnect Architectures, Princi	•				
Metrics and Measures, Parallel Pr	0 11	cations, Speedup Perfor	mance		
Laws, Scalability Analysis and App <b>Module – 2</b>	proaches.				
Hardware Technologies: Processor	es and Memory E	Gerarchy Advanced Pro	cassor	10 Hour	
Technology, Superscalar and Vector	•	<u> </u>		10 11001	
Virtual Memory Technology.	or rrocessors, w	emory frictateny reemi	ology,		
Module – 3					
Bus, Cache, and Shared Memory	Bus Systems	Cache Memory Organiz	ations	10 Hour	
Shared Memory Organizations				10 11001	
Pipelining and Superscalar Techri					
Pipeline Processors ,Instruction I					
(Upto 6.4).		1			
Module – 4					
Parallel and Scalable Architect	tures: Multiprod	cessors and Multicom	puters	10 Hour	
,Multiprocessor System Interconn	nects, Cache Co	herence and Synchroni	zation		
Mechanisms, Three Generation					
Mechanisms , Multivector and SIN					
Multivector Multiprocessors ,Cor					
Organizations (Upto 8.4), Scalable					
Latency-Hiding Techniques, F	•		-Grain		
Multicomputers, Scalable and Mul	tithreaded Archi	tectures, Dataflow and I	Aybrid		
Architectures.					
Module – 5	D 11 1 M 1	1 1 1 0	*1	10 TT	
Software for parallel programming ,Parallel Programming Models, Pa				10 Hour	
Analysis of Data Arrays ,Paralle	0 0	1 , 1			
Synchronization and Multiproces	-	<u>=</u>			
Parallelism, Instruction Level Pa	_	•			
Basic Design Issues ,Problem	-				
Compiler-detected Instruction Lev		· ·			
, compiler detected mismachon De	· minimining ,	~ p - 1 mi	- 31 401		
<u>-</u>			iction.		
Buffer, Register Renaming ,T Limitations in Exploiting Inst	omasulo's Alg	orithm ,Branch Pred			

## **Course outcomes:** The students should be able to:

- Understand the concepts of parallel computing and hardware technologies
- Illustrate and contrast the parallel architectures
- Recall parallel programming concepts

## **Question paper pattern**

The question paper will have ten questions.

There will be 2 questions from each module.

Each question will have questions covering all the topics under a module.

The students will have to answer 5 full questions, selecting one full question from each module.

## **Text Books:**

1. Kai Hwang and Naresh Jotwani, Advanced Computer Architecture (SIE): Parallelism, Scalability, Programmability, McGraw Hill Education 3/e. 2015

## **Reference Books:**

1. John L. Hennessy and David A. Patterson, Computer Architecture: A quantitative approach, 5th edition, Morgan Kaufmann Elseveir, 2013