


8259 *Programmable Interrupt Controller (PIC)*

By
Vijay Kumar. K
Asst. Professor
Dept. of ECE

8086 CPU



GND	1	40	VCC
AD14	2	39	AD15
AD13	3	38	A16/S3
AD12	4	37	A17/S4
AD11	5	36	A18/S5
AD10	6	35	A19/S6
AD9	7	34	$\overline{\text{BHE}}/\text{S7}$
AD8	8	33	$\text{MN}/\overline{\text{MX}}$
AD7	9	32	$\overline{\text{RD}}$
AD6	10	31	$\overline{\text{RQ}}/\overline{\text{GT0}}$ (HOLD)
AD5	11	30	$\overline{\text{RQ}}/\overline{\text{GT1}}$ (HLDA)
AD4	12	29	$\overline{\text{LOCK}}$ ($\overline{\text{WR}}$)
AD3	13	28	$\overline{\text{S2}}$ ($\text{M}/\overline{\text{IO}}$)
AD2	14	27	$\overline{\text{S1}}$ ($\text{DT}/\overline{\text{R}}$)
AD1	15	26	$\overline{\text{S0}}$ ($\overline{\text{DEN}}$)
AD0	16	25	QS0 (ALE)
NMI	17	24	QS1 ($\overline{\text{INTA}}$)
INTR	18	23	$\overline{\text{TEST}}$
CLK	19	22	READY
GND	20	21	RESET

8259 Programmable Interrupt Controller (PIC)


1. This IC is designed to simplify the implementation of the interrupt interface in the 8088 and 8086 based microcomputer systems.
2. This device is known as a 'Programmable Interrupt Controller' or PIC.
3. It is manufactured using the NMOS technology and It is available in 28-pin DIP.
4. The operation of the PIC is programmable under software control (Programmable)and it can be configured for a wide variety of applications.
5. 8259A is treated as peripheral in a microcomputer system.
6. 8259A PIC adds eight vectored priority encoded interrupts to the microprocessor.
7. This controller can be expanded without additional hardware to accept up to 64 interrupt request inputs. This expansion required a master 8259A and eight 8259A slaves.
8. Some of its programmable features are:
 - The ability to accept level-triggered or edge-triggered inputs.
 - The ability to be easily cascaded to expand from 8 to 64 interrupt-inputs.
 - Its ability to be configured to implement a wide variety of priority schemes.

ASSINGMENT OF SIGNALS FOR 8259:

1. **D7- D0** is connected to microprocessor data bus D7-D0 (AD7-AD0).
2. **IR7- IR0**, Interrupt Request inputs are used to request an interrupt and to connect to a slave in a system with multiple 8259As.
3. **WR** - the write input connects to write strobe signal of microprocessor.
4. **RD** - the read input connects to the IORC signal.
5. **INT** - the interrupt output connects to the INTR pin on the microprocessor from the master, and is connected to a master IR pin on a slave.
6. **INTA** - the interrupt acknowledge is an input that connects to the INTA signal on the system. In a system with a master and slaves, only the master INTA signal is connected.
7. **A0** - this address input selects different command words within the 8259A.
8. **CS** - chip select enables the 8259A for programming and control.
9. **SP/EN** - Slave Program/Enable Buffer is a dual-function pin.
 - ❖ When the 8259A is in buffered mode, this pin is an output that controls the data bus transceivers in a large microprocessor-based system.
 - ❖ When the 8259A is not in buffered mode, this pin programs the device as a master (1) or a slave (0).
 - ❖ **CAS2-CAS0**, the cascade lines are used as outputs from the master to the slaves for cascading multiple 8259As in a system.


8259A PIC- PIN DIGRAM

82C59A (PDIP, Cerdip, SOIC)
TOP VIEW



PIN	DESCRIPTION
D7 - D0	Data Bus (Bidirectional)
\overline{RD}	Read Input
\overline{WR}	Write Input
A0	Command Select Address
\overline{CS}	Chip Select
CAS 2 - CAS 0	Cascade Lines
$\overline{SP/EN}$	Slave Program Input Enable
INT	Interrupt Output
\overline{INTA}	Interrupt Acknowledge Input
IR0 - IR7	Interrupt Request Inputs


8259 PIC




Upto eight Hardware Interrupting devices are supported.

The processor is interrupted whenever the Interrupting device delivers a signal to the 8259.


8259A PIC- BLOCK DIAGRAM




The Internals of 8259




The Internals of 8259




The Internals of 8259




The Internals of 8259



The Internals of 8259




The Internals of 8259




This block identifies all the current Interrupts that are serviced by the processor.

The ISR acts as a buffer between the Interrupt Request Register and the 8086.

The Internals of 8259




The Internals of 8259




This logic block masks Interrupt lines based on programming by the processor. It prevents masked Interrupt lines from interrupting the processor.


The Internals of 8259



The Internals of 8259





This logic allows for cascading multiple 8259 controllers in a Master-Slave configuration.




CONNECTING MULTIPLE (64) INTERRUPTED I/O DEVICES TO PROCESSOR


Master-Slave Concept in 8259




Master-Slave Concept in 8259




Master-Slave Concept in 8259




Master-Slave Concept in 8259




Master-Slave Concept in 8259



Master-Slave Concept in 8259



Master-Slave Concept in 8259



How does the Master-Slave concept work?

The Slave 8259 creates an Interrupt trigger on the Master as soon as it receives an Interrupt trigger at one of its eight Input Lines.

The Master in turn interrupts the processor.

The processor reads the Interrupt Service Routine Address.

The Master 8259 informs the corresponding Slave 8259 to release the ISR address onto the Data Bus.

The processor reads this information and executes the appropriate Interrupt Service Routine.

DATA BUS BUFFER

- 8 bit (D7-D0) Bidirectional data lines
- Tri-state Buffer used to Interface the 8259 to the system data bus.
- Control words, Status words and vectoring data are all passed through the data bus buffer.

Interrupt request register (IRR)

- IRR stores the current status of the interrupt request inputs
- Has one bit for each IR input
- The values in the bit positions reflect whether the interrupt inputs are active or inactive

Priority resolver

- The priority resolver identifies which of the active interrupt inputs has the highest priority
- The resolver can be configured to work using a number of different priority schemes through software
- It will signal the control logic that an interrupt is active and in response, the control logic causes the INT signal to be issued

Interrupt mask register

- Interrupt mask register (IMR) can be used to enable or mask out individually the interrupt request inputs
- There are 8 bits and each bit represents one interrupt input
- 0- enable; 1- mask out (disable)
- The register can be read from or written into under software control (programmed via the microprocessor)

Read/Write Control Logic

- ❖ The function of this block is to accept output commands from the CPU.
- ❖ It contains the Initialization Command Word (ICW) registers and Operation Command Word (OCW) registers which store the various control formats for device operation.
- ❖ This function block also allows the status of the 8259A to be transferred onto the Data Bus.

Control Logic

INT (Interrupt) → Output

→ Connected to Interrupt pin of Microprocessor.

→ When interrupt occurs this pin goes high.

➤ INTA (Interrupt Acknowledge) → Input from Microprocessor

CASCADE BUFFER/ COMPARATOR

- Generates control signals for **cascade operation**.
- Also generates buffer enable signals.
- 8259 cascaded with other 8259s
 - Interrupt handling capacity to 64 levels
 - Former is called master and latter is slave.
- 8259 can be set up as master or slave by $\overline{SP}/\overline{EN}$ pin in non-buffered mode or by software if it is to be operated in the buffered mode of operation.

INTERCONNECTING OF MASTER /SLAVE PICs AND CPU

- Each PIC scheme provides to receive only up to 8 IR signals. If required more than 8 IR signals then used multiple PIC schemes from which one is master and others are slave. At this case PIC schemes are used in cascading mode.
- In cascading mode INT outs of Slave are connected into nonuse IR line of Master. When is programmed PIC must be defined each IR inputs of Master that can be captured by Slave device.
- INTR input of CPU can be receives common interrupt request signal only from INT output of single Master
- Number of selected interrupt vector can be transferred from only Master PIC

Programming the 8259A: -

The 82C59A accepts two types of command words generated by the CPU:

1. Initialization Command Words (ICWs):

Before normal operation can begin, each 82C59A in the system must be brought to a starting point - by a sequence of 2 to 4 bytes timed by WR pulses.

2. Operational Command Words (OCWs):

These are the command words which command the 82C59A to operate in various interrupt modes. Among these modes are:

- a. Fully nested mode.
- b. Rotating priority mode.
- c. Special mask mode.
- d. Polled mode.

The OCWs can be written into the 82C59A anytime after initialization.

Initialization Command Words: -


There are four Initialization Command Words for the 8259A that are selected with the help of logic level of A0 pin.

When the 8259A is first powered up, it must be sent ICW1, ICW2 and ICW4.


If the 8259A is programmed in cascade mode by ICW1, then we also must program ICW3.

So, if a single 8259A is used in a system ICW1, ICW2 and ICW4 must be programmed.

If cascade mode is used in a system, then all four ICWs must be programmed.




Initialisation Sequence of 8259 A




ICW1 Format

A7	A6	A5	1	LTIM	ADI	SNGL	IC4
----	----	----	---	------	-----	------	-----

Initialisation Sequence of 8259 A




ICW2 Format



Higher byte of Interrupt Service Routine Address (for 8085)

Initialisation Sequence of 8259 A



ICW3 Format

Master Mode:

1 = Slave is present on a particular Interrupt Line


S7	S6	S5	S4	S3	S2	S1	S0
----	----	----	----	----	----	----	----

Slave Mode:

ID1, ID2, ID3 is Slave ID Number

0	0	0	0	0	ID3	ID2	ID1
---	---	---	---	---	-----	-----	-----

Initialisation Sequence of 8259 A



ICW4 Format

0	0	0	SFNM	BUF	M/S	AEOI	MODE
---	---	---	------	-----	-----	------	------

ICW1:

A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	X	X	X	1	LTIM	X	SNGL	IC4

1 = Level Triggered Mode
0 = Edge Triggered Mode


1 = Single
0 = Cascade Mode

1 = ICW4 Needed
0 = No ICW4 Needed

- ❖ To program this ICW for 8086 we place a logic 1 in bit IC4.
- ❖ Bits D7, D6, D5 and D2 are don't care for microprocessor operation and only apply to the 8259A when used with an 8-bit 8085 microprocessor.
- ❖ This ICW selects single or cascade operation by programming the SNGL bit. If cascade operation is selected, we must also program ICW3.
- ❖ The LTIM bit determines whether the interrupt request inputs are positive edge triggered or level-triggered.

ICW2:

Low order bits are 0 since there are 8 interrupts.




- ❖ Selects the vector number used with the interrupt request inputs.
- ❖ For example, if we decide to program the 8259A so that it functions at vector locations 08H-0FH, we place a 08H into this command word.
- ❖ Likewise, if we decide to program the 8259A for vectors 70H-77H, we place a 70H in this ICW.

A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	T ₇	T ₆	T ₅	T ₄	T ₃	A ₁₀	A ₉	A ₈


- T₇ – T₃ are A₃ – A₀ of interrupt address
- A₁₀ – A₉, A₈ – Selected according to interrupt request level.
They are not the address lines of Microprocessor
- A₀ =1 selects ICW₂

ICW3:



- ❖ Is used only when ICW1 indicates that the system is operated in cascade mode.
- ❖ This ICW indicates where the slave is connected to the master.
- ❖ For example, if we connected a slave to IR2, then to program ICW3 for this connection, in both master and slave, we place a 04H in ICW3.
- ❖ Suppose we have two slaves connected to a master using IR0 and IR1. The master is programmed with an ICW3 of 03H; one slave is programmed with an ICW3 of 01H and the other with an ICW3 of 02H.

ICW4:



- ❖ Is programmed for use with the 8088/8086. This ICW is not programmed in a system that functions with the 8085 microprocessors.
- ❖ The rightmost bit must be logic 1 to select operation with the 8086 microprocessor, and the remaining bits are programmed as follows:

SNFM:

Selects the special fully nested mode of operation for the 8259A if logic 1 is placed in this bit. This allows the highest priority interrupt request from a slave to be recognized by the master while it is processing another interrupt from a slave. Normally, only one interrupt request is processed at a time and others are ignored until the process is completed.

BUF and M/S:


Buffer and master slave are used together to select buffered operation or non-buffered operation for the 8559A as a master or a slave.

AEIO:

Selects automatic or normal end of interrupt. The EOI commands of OCW2 are used only if the AEIO mode is not selected by ICW4. If AEIO is selected, the interrupt automatically resets the interrupt request bit and does not modify priority. This is the preferred mod of operation for the 8259A and reduces the length of the interrupt service procedure.

Operation Command Words



OCW1:



INTERRUPT MASK
0 = Mask Reset
1 = Mask Set

- ❖ Is used to set and read the interrupt mask register.
- ❖ When a mask bit is set, it will turn off (mask) the corresponding interrupt input. The mask register is read when OCW1 is read.
- ❖ Because the state of the mask bits is known when the 8259A is first initialized, OCW1 must be programmed after programming the ICW upon initialization.

OCW2:



END OF INTERRUPT	0	0	1	NON-SPECIFIC EOI COMMAND
	0	1	1	SPECIFIC EOI COMMAND
AUTOMATIC ROTATION	1	0	1	ROTATE ON NON-SPECIFIC EOI MODE (SET)
	1	0	0	ROTATE IN AUTOMATIC EOI MODE (SET)
	0	0	0	ROTATE IN AUTOMATIC EOI (CLEAR)
SPECIFIC ROTATION	1	1	1	ROTATE ON SPECIFIC EOI COMMAND
	1	1	0	SET PRIORITY COMMAND*
	0	1	0	NO OPERATION

* - In this Mode L₀ – L₂ are used

- ❖ Is programmed only when the AEOI mod is not selected for the 8259A.
- ❖ In this case, this OCW selects how the 8259A responds to an interrupt.
- ❖ The modes are listed as follows in next slide:

❖ **Nonspecific End-of-Interrupt:**

A command sent by the interrupt service procedure to signal the end of the interrupt. The 8259A automatically determines which interrupt level was active and resets the correct bit of the interrupt status register. Resetting the status bit allows the interrupt to take action again or a lower priority interrupt to take effect.

❖ **Specific End-of –Interrupt:**

A command that allows a specific interrupt request to be reset. The exact position is determined with bits L2-L0 of OCW2.

❖ **Rotate-on-Nonspecific EOI:**

A command that function exactly like the nonspecific end-of-interrupt command except that it rotates interrupt priorities after resetting the interrupt status register bit. The level reset by this command becomes the lowest priority interrupt. For example, if IR4 was just serviced by this command, it becomes the lowest priority interrupt and IR5 becomes the highest priority.

❖ **Rotate-on-Automatic EOI:**

A command that selects automatic EOI with rotating priority. This command must be sent to the 8259A only once if this mode is desired. If this mode must be turned off, use the clear command.


❖ **Rotate-on-Specific EOI:**

Functions as the specific EOI, except that it selects rotating priority.

❖ **Set Priority:**

Allows the programmer to set the lowest priority interrupt input using the L2-L0 bits.

OCW3:



- Selects the register to be read, the operation of the special mask register, and the poll command.
- If polling is selected, the P-bit must be set and then output to the 8259A. The next read operation would read the poll word. The rightmost three bits of the poll word indicate the active interrupt request with the highest priority.
- The leftmost bit indicates whether there is an interrupt, and must be checked to determine whether the rightmost three bits contain valid information.

Status Register: -

Three status registers are available in the 8259A:

➤ **Interrupt request register (IRR):**

an 8-bit register that indicates which interrupt request inputs are active.

➤ **In-service register (ISR):**

an 8-bit register that contains the level of the interrupt being serviced.

➤ **Interrupt mask register (IMR):**

An 8-bit register that holds the interrupt mask bits and indicates which interrupts are masked off.

Both the IRR and ISR are read by programming OCW3 and IMR is read through OCW1. To read the IMR, $A0 = 1$, to read IRR or ISR, $A0 = 0$. Bit positions D0 and D1 of OCW3 select which register (IRR or ISR) is read when $A0 = 0$.

Modes of 8259A PIC

- ❖ Fully Nested mode
- ❖ Special Fully Nested mode
- ❖ Nonspecific Rotating
- ❖ Specific Rotating
- ❖ Special Mask
- ❖ Polling
- ❖ Fixed priority mode

❖ Fully nested mode:

- This is a general purpose mode where all IR's are arranged in highest to lowest.
- IR0 highest and IR7 lowest.

❖ Special Fully Nested Mode:

- Used in more complicated systems.
- Similar to, normal nested mode.
- When an interrupt request from a certain slave is in service, this slave can further send requests to the master.
- The master interrupts the CPU only.

❖ Automatic Rotation Mode:

- In this mode a device after being serviced receives the lowest priority.

❖ Specific Rotation Mode:

- In this user can select any IR for lowest priority thus fixing all priorities.

❖ Special Mask Mode

- When a mask bit is set in OCW, it inhibits further interrupts at that level and enables interrupt from other levels, which are not mastered.

❖ Poll command

- The INT output is neglected, though it functions normally by not connecting INT output or by masking INT input of the microprocessor.
- This mode is entered by setting $p=1$ in OCW3.
- A poll command may give more than 64 priority levels.




Fig:- Interface 8259 PIC with 8086 Microprocessor







Fig:- 8086 Microprocessor Interface 8259 PIC in Cascaded mode



CONNECTING MULTIPLE (64) INTERRUPTED I/O DEVICES TO PROCESSOR



8086 Microprocessor Interface 8259 PIC in Cascaded mode





Thank you

Any

