# Use of ISS and C2A

## 實驗目的

- 1. MIPS ISA 的基本認識
- 2. RISC & CISC的認識與差異
- 3. MIPS暫存器簡介
- 4. MIPS 指令集架構
- 5. 認識 MIPS ISS Platform and MIPS ISA
- 6. 實驗環境架設

## Background

- MIPS 原始的概令是透過指令管線化來增加CPU運算的速度, 最早的MIPS架構是32位元,最新的版本已經變成64位元,32位 元向上相容MIPS64位元架構。
- MIPS 是精簡指令集架構(RISC)。

#### **RISC & CISC**

**RISC:** Reduce Instruction Set Computer

Uses registers for internal computations and only load/store instructions are used to access memory.

Major processors now use RISC-like ISA.

- MIPS (PlayStation, PlayStation 2, PSP...)
- ARM (Apple iPods/iPhone/iPad, NDS..)

#### **RISC & CISC**

**CISC:** Complex Instruction Set Computer

- Early computers use CISC ISA.
- One of the reasons is to reduce code size due to expensive memory cost in the early days.

## Simple Comparisons: RISC & CISC

架構	RISC	CISC
指令集	精簡,指令數少	複雜,指令較多
指令能力	因指令精簡,能力較差與 CISC相比	能力強,因擁有額外指令在 相同情況下,可用較少指令 來達成任務
指令長度	長度固定,所有指令長度相 同	不同指令可能有不同的長 度
編譯上	較輕鬆因長度相同	相對困難處理較複雜
暫存器	多	少
定址方式	少	多

## Overview of MIPS ISA: registers

register	assembly name	Comment
r0	\$zero	Always 0
r1	\$at	Reserved for assembler
r2-r3	\$v0-\$v1	Stores results
r4-r7	\$aO-\$a3	Stores arguments
r8-r15	\$†0-\$†7	Temporaries, not saved
r16-r23	\$s0-\$s7	Contents saved for use later
r24-r25	\$†8-\$†9	More temporaries, not saved
r26-r27	\$k0-\$k1	Reserved by operating system
r28	\$ <i>g</i> p	Global pointer
r29	\$sp	Stack pointer
r30	\$fp	Frame pointer
r31	\$ra	Return address

### Overview of MIPS ISA

- Simple instruction formats, all are 32 bits wide.
- Very structured
- Instruction formats only have three types

R	op	rs	rt	rd	shamt	funct
I	op	rs	rt	16 b	it addre	ss
J	op	26 bit address				

### Overview of MIPS ISA: Instruction format

- Op 與funct 有6 bits用來判斷指令的type
- rs,rt 有5 bits,是來源暫存器欄位
- rd有5 bits,是目的暫存器欄位
- shamt有5 bits,是偏移量欄位

R	op	rs	rt	rd	shamt	funct
I	op	rs	rt	16 b	it addre	ss
J	op	26 bit address				

## MIPS Arithmetic/Logic

- All instructions have 3 operands
- Operand order is fixed (destination 1<sup>st</sup>)

如何把高階語言轉換成組合語言?

Ex.

in C code : a = b + c

MIPS' code : add a, b, c

## R type

- · R type的指令,功能主要是負責運算作用
- 例如:add 與 sub 皆為R type指令
- 當指令是R type時,op code皆為0
- add指令的funct為32, sub為34

Ex: add \$s1, \$s2, \$t0

opcode	rs	rt	rd	shift amt	function
0	18	8	17	0	32

## I type

- · Itype的指令,功能之一主要是負責存取記憶體
- 例如:lw (load word) 與sw (store word)
- · 當指令是lw時,op code為35

Ex: lw \$t0, 32(\$s3)

opcode	rs	rt	address
35	19	8	32
	base	dst	offset

## I type

beq (Branch on equal)和 bne (branch not equal)是一種判斷指令,常用於loop和if else指令。

• beq \$s1, \$s2, L:

表示是判斷 s1和s2暫存器的內存值是否相同,若是相同則跳躍到L的位置執行。

• bne \$s1, \$s2, L:

表示是判斷 s1和s2暫存器的內存值是否相同,若是不相同則跳躍到L的位置執行。

## I type

#### Example:

$$A[12] = h + A[8];$$

#### MIPS code

Var.	Reg.
h	\$s2
A <sub>base</sub>	\$s3

lw \$t0,32(\$s3)

add \$t0,\$s2,\$t0

sw \$t0,48(\$s3)

## J type

- Jtype的指令,功能主要是跳到某個位置執行例如: Jump
- 當指令是jump時, op code為2


Ex: jump to L \*L的位置是10000

opcode	address	
2	2500	

## 實驗目的

- 1. MIPS ISA 的基本認識
- 2. RISC & CISC的認識與差異
- 3. MIPS暫存器簡介
- 4. MIPS 指令集架構
- 5. 認識 MIPS ISS Platform and MIPS ISA
- 6. 實驗環境架設

## MIPS/ARM/Modelsim Simulation Tool Trains



## 實驗環境

#### 1. Linux (此處以VM上,安裝Ubuntu OS)

因為使用的 MIPS Cross compiler需要在Linux下才能執行

#### 2. MIPS Cross compiler (Compile program)

- 使用的是MIPS®SDE
- 主要是將C轉成ASCII,以便後續的處理

#### 3. Modelsim (Run RTL CPU simulator)

• 結合wave來驗證C code or assembly code是否正確

#### 4. Java

- Some utility tools are run in Java.
- http://www.oracle.com/technetwork/java/index.html

# Transform assembly code to binary code


## Transform assembly code to binary code


#### Use MIPS® SDE Lite (base on linux)

- Step.1: transform assembly code to object file
- Step.2: link object file to image file
- Step.3: transform binary to ASCII format
- Step.4: generate a file for debugging (Step1~4: sh make\_sh.sh)

#### Use converter & combine

- Step.5: Convert assembly code to Memory Initialization File (for Verilog input)
- O Step.6:與系統的初始值combine,讓系統能夠開機





#### **Step.1:** transform assembly code to object file

- 在linux下打開Terminal
- 輸入: sde-as add.s -g -o add.o
  - □ sde-as:目的是讓Assembly code轉成Object file
  - ② -g:目的是讓Object file添加輔助Debug的資訊
  - ③ -0:讓產生的目標檔

#### Step.1-執行圖

```
mips-ta@ubuntu: ~/CPU_LAB/TEST

mips-ta@ubuntu: ~/CPU_LAB/TEST$ ls

add.s


mips-ta@ubuntu: ~/CPU_LAB/TEST$ sde-as add.s -g -o add.o

mips-ta@ubuntu: ~/CPU_LAB/TEST$ ls

add.o add.s

mips-ta@ubuntu: ~/CPU_LAB/TEST$
```

#### ▶ 腳本中,對應到的指令



#### > add.s

```
1 li $8,8
2 li $9,9
3 add $10,$8,$9
4 move $11.$10
```


#### **Step.2:** link object file to image file

- 輸入: sde-ld add.o -Ttext 0x00008000 -o add.image
  - ① sde-ld:目的是可將多個Object file link壓縮成為一個 image檔
  - ② Ttext:目的是設定code的起始位置

#### Step.2-執行圖

```
mips-ta@ubuntu:~/CPU_LAB/TEST$ ls
add.o add.s
mips-ta@ubuntu:~/CPU_LAB/TEST$ sde-ld add.o -Ttext 0x00008000 -o add.image
sde-ld: warning: cannot find entry symbol __start; defaulting to 00000000000800
0
mips-ta@ubuntu:~/CPU_LAB/TEST$ ls
add.image add.o add.s
mips-ta@ubuntu:~/CPU_LAB/TEST$
```

#### > 腳本中,對應到的指令



#### **Step.3:** transform binary to ASCII format

- 輸入: sde-conv add.image -o add.conv
  - o sde-conv: 將binary的格式轉成ASCII的格式(add.conv),因為modelsim 所input的檔案是ASCII 的格式.
  - The LAB can use RTL-based MIPS simulator for the ease of debugging and signal observations.

#### Step.3-執行圖

```
mips-ta@ubuntu:~/CPU_LAB/TEST$ ls

add.image add.o add.s


mips-ta@ubuntu:~/CPU_LAB/TEST$ sde-conv add.image -o add.conv

mips-ta@ubuntu:~/CPU_LAB/TEST$ ls

add.conv add.image add.o add.s

mips-ta@ubuntu:~/CPU_LAB/TEST$
```

#### > 腳本中,對應到的指令



#### > add.conv

#### **Step.4:** generate a file for debugging

- 輸入: sde-objdump add.image -D > add.txt
  - ① sde-objdump:目的產生.txt 檔一種讓程式設計者容易debug的格式,會在添加local和global address 等資訊
  - ② -D:拆開所有指令

#### Step.4-執行圖

```
mips-ta@ubuntu:~/CPU_LAB/TEST$ ls
add.conv add.image add.o add.s
mips-ta@ubuntu:~/CPU_LAB/TEST$ sde-objdump add.image -D > add.txt
mips-ta@ubuntu:~/CPU_LAB/TEST$ ls
add.conv add.image add.o add.s add.txt
mips-ta@ubuntu:~/CPU_LAB/TEST$
```

#### > 腳本中,對應到的指令

```
make_sh.sh x

sde-as add.s -g -o add.o
sde-ld add.o -Ttext 0x00008000 -o add.image
sde-objdump add.image -D > add.txt
sde-conv add.image -o add.conv
```


#### > add.txt


# Step.5: Convert assembly code to Memory Initialization File (for Verilog input)

- 把cross complier出來的add.conv放到windows下的converter資料夾,並執行以下步驟:
  - 1. 點選conv2mif.bat,將add.conv轉成 add.mif
- □使用conv2mif.bat將 add.conv轉成add.mif 檔,目的在於可以將ASCII檔轉成Verilog想要的記憶體格式,以便程式(指令)能夠有序在CPU中被執行。



#### Step.5-執行圖







add.txt make\_sh.sh add.conv add.o add.txt

1 S3150000800024080008240900090109502001405825C8

S705000080007A

3



#### > add.mif

1 24080008


add.mif

2 24090009 3 01095020


4 01405825


#### Step.6:與系統的初始值combine,讓系統能夠開機

- · 產生完add.mif檔之後
  - 1. 點擊loader.bat輸入add.mif
  - 2. 產生出code.mif檔,此時將此檔案放置到 MIPS\_cpu\_test\software\_mips目錄下 可以自己命名
- □ Combine with system.mif
  - 此時只有編譯過我們的程式是無法讓CPU正常的運作,因為缺少給系統初值的動作,因此執行loader就是將程式(add.mif)和系統初值設定程式(system.mif)結合起來,這樣才能順利讓CPU執行




#### Step.6-執行圖








開modelsim後,在File下選擇change directory到你放\... MIPS\_cpu\_test 的地方




#### Step.2: new project

接著new一個project(名稱自訂)




#### • Step.3: add source code

新增完project後,會跳出一個視窗(如圖),點選Add Existing File將VHDL/Verilog source code加入到這個project中。




OK

Cancel




• Step.4: compiler source code

點擊compiler all




• Step.5: simulate source code

點擊simulate



• Step.6: choose testbench and enable optimization


打開work後選testbench後,按OK。



Step.7: add signal to wave

將你要看的訊號線按右鍵add wave,在這裡我們只看register

(u\_cpu\_top→u\_cpu\_core → u\_cpuid → u\_regbank)



#### Step.8: check result

點選run-all檢視波形圖,即可看到結果,這邊是我們預設的簡單加法程式,code內容可至MIPS\_cpu\_test\software\_mips目錄下查看。

#### > Wave

_regbank/reg04	32'd0	0							
u_regbank/reg05	32'd0	0							
_regbank/reg06	32'd0	0							
_regbank/reg07	32'd0	0							
regbank/reg08	32'd0	0			)8				
_regbank/reg09	32'd0	0				9			
u_regbank/reg 10	32'd0	0				17			
u_regbank/reg11	32'd0	0					17		
u_regbank/reg12	32'd0	0							
u_regbank/reg13	32'd0	0							

#### > add.s

1 li \$8,8 2 li \$9,9 3 add \$10,\$8,\$9

#### > code.mif

Run -All 💾 🖺

# 實作題目

# 實作(一)

下面為一個簡單的for迴圈程式,請同學練習用組合語言描述它,並依照上述step1~7步驟,完成在modelsim驗證結果。

```
int i;

int sum=0;

✓ 備註:

i使用$8

for (i=1; i<=10; i++)

{

sum = sum + i;

}
```

# 實作(一) --- 參考範例

一個簡單的if-else C code(左圖),共有f,g,h,i,j共5個暫存器,若用\$s0~\$4的register表示,可得到類似(右圖)的組合語言。



# 實作(二)

• 請同學練習存取記憶體的指令(load/store), C程式如下請完成它的組合語言後,一樣跑上述step1~7步驟,完成在modelsim驗證結果。

```
int main (void)
                                  //陣列a是從記憶體 0x2000000開始存data
   volatile int* a=(int*)0x200000000;
                                  //陣列b是從記憶體 0x2000008開始存data
   volatile int* b=(int*)0x20000008;
   a[0]=1;
                                  //對記憶體位址0x20000000寫入1的值
                                  //對記憶體位址0x2000004寫入2的值
   a[1]=2;
                                 //將記憶體位置 0x2000000和0x20000004中
   b[0]=a[0]+a[1];
                                  的值讀出來做相加後,將結果寫入0x2000008
                                  的位置
   return 0;
```

# 實作(二) --- 參考範例

#### • For C:

```
volatile int* a=(int*)0x40000000;
a[0]=8;
```

#### For Assembly Code:

```
li $3,1073741824 // 讓某暫存器存 0x40000000的(10進位)
li $2,8 // 讓某暫存器先存8
sw $2,0($3) // 把記憶體 0x40000000 存8
```

# 實作(三)----Run C-based MIPS ISS

 請同學將實作(二)的code.mif拿到LINUX的環境下,並利用名 叫MAKE的執行檔來執行此mif檔,之後會產生一個output.txt, 同學可利用此output檔來看每個指令執行的過程。

#### • 執行方式:

到相對應的目錄下,開啟終端機,並且輸入./MAKE code.mif (若不能執行,先輸入chmod 777 MAKE)





code.mif

MAKE

# 實作(三)---觀察結果

 開始執行完之後產生的output.txt,可以看每一個指令的說明 以及變化。(是instruction count)

```
This function i going to do: ORI | | 目前執行到的指令以及十六進位碼
And the instruction is : 34420003
The fuction description is : GPR[rt] ← GPR[rs] or immediate
Result:
imm is : 3
rt is 2 AND $2 is 3
rs is 2 AND $2 is 3
This function i going to do : ADD
And the instruction is : 00012020
The fuction description is : GPR[rd] ← GPR[rs] + GPR[rt]
Result:
rs is 0 AND $0 is 0
rt is 1 AND $1 is 2
rd is 4 AND $4 is 2
```

# 挑戰題

請同學利用組合語言實現Fibonacci數列(n=10)的結果,並將答案寫入記憶體位置0x20000000000000位置,最後用Modelsim看register和Memory中的結果。

• 
$$F_0 = 0$$

- $F_1 = 1$
- $F_n = F_{n-1} + F_{n-2}$

# MIPS組合語言暫存器的規定& MIPS指令參考

# MIPS組合語言暫存器的規定

名稱	暫存器號碼	用途	程序呼叫中是否被保留
\$zero	0	Always 0	n.a.
\$at	1	Reserved for assembler	No
\$v0-\$v1	2-3	Stores results	No
\$a0-a3	4-7	Stores arguments	Yes
\$t0-\$t7	8-15	Temporaries, not saved	No
\$s0 <b>-</b> \$s7	16-23	Contents saved for use later	Yes
\$t8-\$t9	24-25	More temporaries, not save	No
\$ko-\$k1	26-27	Reserved by operating system	No
\$gp	28	Global pointer	Yes
\$sp	29	Stack pointer	Yes
\$fp	30	frame pointer	Yes
\$ra	31	Return address	Yes

# Arithmetic/Logic Operations

	Arithmetic Operations				
ADD	RD, Rs, RT	$R_D = R_S + R_T$ (OVERFLOW TRAP)			
ADDI	Rd, Rs, const16	$R_D = R_S + const 16^{\pm}$ (overflow trap)			
ADDIU	Rd, Rs, const16	$R_D = R_S + const 16^{\pm}$			
ADDU	Rd, Rs, Rt	$R_D = R_S + R_T$			
CLO	RD, Rs	$R_D = C_{OUNT}L_{EADING}O_{NES}(R_S)$			
CLZ	RD, Rs	$R_D = C_{OUNT}L_{EADING}Z_{EROS}(R_S)$			
LA	Rd, label	$R_D = A_{DDRESS}(LABEL)$			
<u>LI</u>	RD, імм32	$R_D = MM32$			
LUI	Rd, const16	$R_D = CONST 16 \ll 16$			
MOVE	RD, Rs	$R_D = R_S$			
NEGU	RD, Rs	$R_D = -R_S$			
SEB <sup>R2</sup>	RD, Rs	$R_{\rm D} = R_{\rm S_{7:0}}^{\pm}$			
SEH <sup>R2</sup>	RD, RS	$R_{\rm D} = R_{\rm S_{15:0}}^{\pm}$			
SUB	Rd, Rs, Rt	$R_D = R_S - R_T$ (OVERFLOW TRAP)			
SUBU	RD, Rs, RT	$R_D = R_S - R_T$			


# Condition Testing and Conditional Move Operations

C	CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS				
MOVN	RD, Rs, RT	IF $R_T \neq 0$ , $R_D = R_S$			
MOVZ	RD, Rs, RT	$_{IF}$ $R_{T}=0$ , $R_{D}=R_{S}$			
SLT	RD, RS, RT	$R_D = (R_S^{\pm} < R_T^{\pm}) ? 1 : 0$			
SLTI	RD, Rs, CONST16	$R_D = (Rs^{\pm} < CONST16^{\pm}) ? 1 : 0$			
SLTIU	RD, Rs, CONST16	$R_D = (Rs^{\varnothing} < CONST16^{\varnothing})?1:0$			
SLTU	Rd, Rs, Rt	$R_D = (R_S^{\varnothing} < R_T^{\varnothing}) ? 1 : 0$			

# Jump And Branch

	JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)				
В	OFF18	PC += OFF 18 <sup>±</sup>			
BAL	OFF18	$R_A = PC + 8$ , $PC += OFF18^{\pm}$			
BEQ	Rs, Rt, off18	$_{\rm IF}$ Rs = RT, PC += $_{\rm OFF}18^{\pm}$			
BEQZ	Rs, off18	$_{\rm IF}$ Rs = 0, PC += $_{\rm OFF}18^{\pm}$			
BGEZ	Rs, off18	IF Rs $\geq 0$ , PC $+=$ OFF18 $^{\pm}$			
BGEZAL	Rs, off18	$R_A = PC + 8$ ; IF $R_S \ge 0$ , $PC += OFF18^{\pm}$			
BGTZ	Rs, off18	IF $R_S > 0$ , $PC += OFF18^{\pm}$			
BLEZ	Rs, off18	IF Rs $\leq 0$ , PC $+=$ OFF18 $^{\pm}$			
BLTZ	Rs, off18	IF $R_S < 0$ , $PC += OFF18^{\pm}$			
BLTZAL	Rs, off18	$R_A = PC + 8$ ; IF $R_S < 0$ , $PC += OFF18^{\pm}$			
BNE	Rs, Rt, off18	IF Rs $\neq$ RT, PC += OFF $18^{\pm}$			
BNEZ	Rs, off18	IF Rs $\neq$ 0, PC += OFF18 <sup>±</sup>			
J	ADDR28	$PC = PC_{31:28} :: ADDR 28^{\varnothing}$			
JAL	ADDR28	$R_A = PC + 8$ ; $PC = PC_{31:28} :: ADDR 28^{\emptyset}$			
JALR	RD, Rs	$R_D = PC + 8$ ; $PC = R_S$			
JR	Rs	PC = Rs			

# Multiply and Divide Operations & Accumulator Access Operation



ACCUMULATOR ACCESS OPERATIONS					
MFHI	RD	$R_D = H_I$			
MFLO	RD	$R_D = L_O$			
MTHI	Rs	$H_I = R_S$			
MTLO	Rs	$L_0 = R_S$			

# **Lord and Store Operations**

	Load and Store Operations				
LB	RD, OFF16(Rs)	$R_D = MEM8(Rs + OFF16^{\pm})^{\pm}$			
LBU	RD, OFF16(Rs)	$R_D = MEM8(R_S + OFF16^{\pm})^{\varnothing}$			
LH	RD, OFF16(Rs)	$R_D = MEM 16 (R_S + OFF 16^{\pm})^{\pm}$			
LHU	RD, OFF16(Rs)	$R_D = MEM 16 (Rs + OFF 16^{\pm})^{\varnothing}$			
LW	RD, OFF16(Rs)	$R_D = MEM 32 (Rs + OFF 16^{\pm})$			
LWL	RD, OFF16(Rs)	$R_D = L_{OAD}W_{ORD}L_{EFT}(R_S + off 16^{\pm})$			
LWR	RD, OFF16(Rs)	$R_D = L_{OAD}W_{ORD}R_{IGHT}(R_S + off 16^{\pm})$			
SB	Rs, off16(Rt)	$MEM8(R_T + OFF16^{\pm}) = R_{S_{7:0}}$			
SH	Rs, off16(Rt)	$MEM 16(RT + OFF 16^{\pm}) = Rs_{15:0}$			
SW	Rs, off16(Rt)	$MEM32(RT + OFF16^{\pm}) = Rs$			
SWL	Rs, off16(Rt)	STOREWORD LEFT (RT + OFF 16 <sup>±</sup> , Rs)			
SWR	Rs, off16(Rt)	STOREWORD RIGHT (RT + OFF 16 <sup>±</sup> , Rs)			
ULW	RD, OFF16(Rs)	$R_D = UNALIGNED\_MEM32(Rs + OFF16^{\pm})$			
USW	Rs, off16(Rt)	UNALIGNED_MEM32(RT + OFF $16^{\pm}$ ) = Rs			

# Logical and Bit-Field Operations

	Logical and Bit-Field Operations				
AND	RD, Rs, RT	$R_D = R_S \& R_T$			
ANDI	Rd, Rs, const16	$R_D = R_S \& const16^{\emptyset}$			
EXT <sup>R2</sup>	RD, Rs, P, S	$R_{S} = R_{S_{P+S-1:P}}^{\varnothing}$			
INS <sup>R2</sup>	RD, Rs, P, S	$R_{D_{P+S-1:P}} = R_{S_{S-1:0}}$			
NOP		No-op			
NOR	RD, Rs, RT	$R_D = \sim (R_S \mid R_T)$			
NOT	RD, Rs	$R_D = \sim R_S$			
OR	RD, Rs, RT	$R_D = R_S \mid R_T$			
ORI	RD, Rs, CONST16	$R_D = R_S \mid const 16^{\varnothing}$			
WSBH <sup>R2</sup>	RD, Rs	$R_D = R_{S_{23:16}} :: R_{S_{31:24}} :: R_{S_{7:0}} :: R_{S_{15:8}}$			
XOR	RD, Rs, RT	$R_D = R_S \oplus R_T$			
XORI	RD, Rs, CONST16	$R_D = R_S \oplus CONST16^{\emptyset}$			