MIPS CPU Interrupts handler & ISR

實驗目的

- 1. 認識MIPS的interrupt機制與MIPS的interrupt處理流程
- 2. 認識CPO暫存器與存取CPO暫存器的部分指令
- 3. 實作簡易interrupt handler & ISR

Interrupt

Interrupt Cause

- There are two classes of causes for an interrupt.
 - 1) Interrupts caused by external signals
 - 2) Interrupts as result of instruction execution (exceptions)

Interrupts by External Signals


> Hardware Interrupts:

Interrupt requests made via asserting signal on any of special external pins.

- ➤ Interrupt request lines IRQ's.
- Hardware interrupts can be masked by setting appropriate bits in Status register.

Interrupts by External Signals


➤ There are also interrupts caused by hardware failure EX. IRQ_0 \ IRQ_1 \etc.



Interrupts as result of instruction execution

- Address Error
- Reserved Instruction (illegal instructions)
- Overflow
- Floating Point Error
- Syscall or any trap instruction executed

Control Flow



認識 CoprocessorO

- > The System Coprocessor
- The MIPS ISA provides up to 4 coprocessors. A coprocessor extends the functionality of the MIPS ISA.
- CPO provides an abstraction of the functions necessary to support an operating system: exception handling \(\text{memory} \) management \(\text{scheduling and control of critical resources.} \)

認識CoprocessorO部分暫存器

- > CPO Registers
- The interface to access CP0 is through various instructions
 encoded with the CP0 opcode
 including the ability to move
 and modify data to and from the CP0 registers

認識CoprocessorO部分暫存器

- > CPO Registers include status > cause > EPC ... etc
- The processor is running in Kernel Mode or Debug Mode.

Register Number	Register Name	Function
0	••	••
	••	
12	Status	Processor status and control
13	Cause	Cause of last general exception
14	EPC	Program counter at last exception
31		••

CPO Registers- Status



> Status:

31	28	27	26	25	24	23	22	21	20	19	18	17	16	15		10	9	8	7	6	5	4	3	2	1	0
CU3C	U0	RP	FR	RE	MX	0	BEV	TS	SR	NMI	ASE	Imp	pl		IM7IM2		IM1.	.IM0		0		UM	R0	ERL	EXL	IE
															IPL							KS	U			

• IM7...IM2 [15:10]: (可知那些中斷被遮蓋)

代表被遮蓋

✓ Interrupt Mask:

IM7	IM6	IM5	IM4	H A 13	IM2
1	1	1	0	1	1

Control the enabling of each of the hardware interrupts.


- IE [0]:(是否接受中斷要求)
 - ✓ Interrupt Enable:

Encoding	Meaning
0	Interrupt request disabled
1	Interrupt request enabled

Act as the master enable for software and hardware interrupts.

CPO Registers- Cause





• IP7...IM2 [15:10]:

Record the reason for the exception in the Cause register.

Bit	Name	Meaning
15	IP7	Hardware interrupt 5
14	IP6	Hardware interrupt 4
13	IP5	Hardware interrupt 3
12	IP4	Hardware interrupt 2
11	IP3	Hardware interrupt 1
10	IP2	Hardware interrupt 0

Move from Coprocessor 0

Format: MFC0 rt, rd


31-26	25-21	20-16	15-11	10-0
010000	00000	rt	rd	0000000000

Purpose: Move from Coprocessor 0

To move the contents of a coprocessor 0 register to a general register.

Ex. mfc0 \$26, \$14

\$14(CP0 register) move to \$26(GPRS)



Move to Coprocessor 0

Format: MTC0 rt, rd


31-26	25-21	20-16	15-11	10-0
010000	00100	rt	rd	0000000000

Purpose: Move to Coprocessor 0

To move the contents of a general register to a coprocessor 0 register.

Ex. mtc0 \$26, \$13

\$ 26(GPRS) move to \$13 (CPO register)



MIPS Interrupt Processing

➤ MIPS processor performs interrupt processing in five steps. (The following steps are implemented by the processor hardware)

Step 1. save current PC

Step 2. set state giving the cause of exception


Step 3. change to kernel mode

Step 4. disable further interrupts

Step 5. jump to exception handler address

Step 1. Save current PC

- > EPC <= PC
- When interrupts are raised by external causes or by the interrupt causing instructions, we need to give a return address for the interrupted program.
 - ✓ The place(Return address) is where to return to when the exception handling routine is done.
- EPC , coprocessor CO , called the Exception Program Counter.



Step 2. Set state giving cause of exception

- Cause <= (cause code for event)</p>
- The processor needs to record the reason for the exception in the Cause register.
- The Cause register is a 32-bit register, but only certain fields in that register will be used.




IP7	IP6	IP5	IP4	IP3	IP2
0	0	0	0	0	1

代表這個硬體是中斷的原因

Step 3. change to kernel mode

- A CPU mode bit is added to computer hardware to indicate the current CPU mode.
- When an interrupt occurs, the CPU hardware switches to the kernel mode.(kernel mode可直接操縱所有的硬體)




Step 4. Disable further interrupts

- We require a way to disable interrupts and exceptions. This is necessary to prevent further exceptions and interrupts during this phase.
- Bit 0 of the Status register , the field is called IE (Interrupt Enable)
- Enabled = 1,不接受中斷需求。

31 28	27	26	25	24	23	22	21	20	19	18	17 16	15		10	9	8	7	6	5	4	3	2	1	0
CU3CU0	RP I	FR	RE	MX	0	BEV	TS	SR	NMI	ASE	Impl		IM7IM2		IM1	IM0		0		UM	R0	ERL	EXL	IE
		•	·					·					IPL							KS	U			

Step 5. Jump to the exception handler address

- When the processor finished the above steps , it then jumps to a hardwired exception handler address.
- Then ¹ the interrupt service routine along with other system book-keeping codes will be executed.



實作Interrupts handler & ISR

實驗環境

1. Linux

• 因為我們使用的 MIPS Cross compiler需要在Linux下才能執行

2. MIPS Cross compiler (Compile program)

- 我們這裡使用的是MIPS® SDE
- 主要是將C轉成ASCII,以便後續的處理

3. Modelsim (Run CPU simulator)


看wave來驗證執行結果是否正確

4. Java


我們後續所使用的covert和combine是由java來執行

實作Interrupt handler & ISR

請以assembly code 完成MIPS CPU的interrupt handler & ISR 的空白部分,並且使用MIPS Cross compiler 編譯完成後放進code.mif讓CPU能夠讀取到編譯完成的指令,請同學依照流程以及規定撰寫,否則不予計分。



Interrupt handler & ISR記憶體空間配置與流程



interrupt處理過程

▶ Interrupt handler & ISR處理過程,可以分成兩個部分

第一部分:

根據Cause暫存器,計算要跳到中斷服務程式的指令位址

備份CPO暫存器到memory,然後根據造成中斷的原因跳去對應的服務程式,然後執行完對應的服務會再度跳回來,接著還原CPO暫存器、enable interrupt,最後才跳回program被中斷的位置。

根據被還原的EPC暫存器,可得到program被中斷的指令位址

第二部分:

 備份GPRs暫存器到memory stack,處理中斷對應的服務,再從還原先前 備份的暫存器,最後跳到第一階段尚未完成的部分。


第一部分

> Step1. 1


進入對應的服務位置的之前: 必須先備份CPO_Epc(\$14)、 CPO_Cause(\$13)、 CPO_Status(\$12)、 到memory 中。

- ➤ Step2. ② 根據Cause暫存器,計算要跳到中斷服務程式的指令位址。
- ➤ Step3. 3
 從對應的服務位置跳回來之後:
 此時必須要將 Epc、 Cause、 Status 從 memory 還原到暫存器中, enable interrupt(修改CPO_Status)。
- ➤ Step4. 4 根據被還原的EPC暫存器,可得到program被中斷的指令位址。

第一部分



第一部分(提示)




編譯第一部分程式

- ▶ 在linux下打開Terminal接著輸入以下指令
- sde-as inthandle.s -g -o inthandle.o
- sde-ld inthandle.o -Ttext 0x00001000 -o inthandle.image
- sde-conv inthandle.image -o inthandle.conv
- sde-objdump inthandle.image -D > inthandle.txt
- -Ttext 0x00001000表示執行起始位置放在0x00001000
- · 指令詳細介紹請參考LAB1敘述


(或者執行我們預先寫好的make_sh_inthandle.sh,此檔放在Assembly底下)

放入編譯好的程式

- 1. 把cross complier出來的inthandle.conv放到converter資料夾
- 2. 在converter資料夾底下,執行conv2mif.bat,產生inthandle.mif
- 3. 將inthandle.mif,放到MIPS_CPU_TEST/software_mips底下



放入編譯好的第一部分程式



打開software_mips資料夾中的code.mif且在紅框放入編譯好的inthandle.mif檔

 $\bigcirc 0 \times 0400 \times 4 = 0 \times 00001000$

第二部分

> Step1. 1

對應的服務執行時,需要先備份GPRs暫存器(\$1~\$31)到memory stack中,當備份完畢,方可使用GPRs暫存器。

0x0001000

備份CPO暫存器


根據中斷原因跳到對

應的服務位置

還原CPO暫存器

返回program被中斷

- Step2. 2執行中斷服務程式。
- Step3. 3 inthandle.s 我們需要還原暫存器,返回尚未執行完的program才不會發生錯誤。
- For Step4. 接下來必須返回剩餘的部分,此時我們需要知道返回的地址(並非 Ox00001000),因此我們先打開剛剛編譯完成的inthandle.txt去看跳到第二部分指令的下一條指令位置,舉例如下圖。



刀跳到中斷服務程式的指令位址

0x0001400

備份GPRs

執行對應的


服務

還原GPRs


intprocess.s

中斷服務程式執行完成後,要返回的指令位址


第二部分



請同學參考前面說明,並且完成程式碼(intprocess.s)



第二部分(提示)




編譯第二部分程式

- ▶ 在linux下打開Terminal接著輸入以下指令
- sde-as intprocess.s -g -o intprocess.o
- sde-ld intprocess.o -Ttext 0x00001400 -o intprocess.image
- sde-conv intprocess.image -o intprocess.conv
- sde-objdump intprocess.image -D > intprocess.txt
- -Ttext 0x00001400表示執行起始位置放在0x00001400


(或者執行我們預先寫好的make_sh_intprocess.sh, 此檔放在Assembly 底下)

放入編譯好的程式

- 1. 把cross complier出來的intprocess.conv放到converter資料夾
- 2. 在converter資料夾底下,執行conv2mif.bat,產生intporcess.mif
- 3. 將intporcess.mif,放到MIPS_CPU_TEST/software_mips底下



放入編譯好的第二階段程式



打開software_mips資料夾中的code.mif且在紅框放入編譯好的intprocess.mif檔

©0x0500*4=0x00001400


参考指令

- □ li:載入常數放入暫存器
- □jr:跳到暫存器內存值位置
- □ mfc0:從cp0 register 取出值存到GPRs
- □ mfc0:從GPRs 取出值存到cp0 register

驗證結果

檢查系統是否成功備份資料,並且處理Interrupt handler & ISR 後,返回Program,是否會影響原本的結果

- ▶驗證項目:
- 1) GPRs是否成功備份、還原
- 2) EPC, Status, Cause是否成功備份、還原
- 3) Interrupt handler&ISR是否成功執行
- 4) 離開中斷程式之前,是否 enable interrupt
- ✓要觀測的波型圖檔,在MIPS_CPU_TEST底下。



WAVE

