
# MIPS CPU Interrupt Unit

## 實驗目的


- 1. 學習Precise interrupt in MIPS pipeline
- 2. Review Coprocessors 0 registers
- 3. 了解MIPS CPU interrupt硬體處理流程
- 4. Implementation of processor interrupt module and pipeline flushing (IF stage)

## Background

Last lab we did ISR, this lab we focus on the functionality of processor interrupt module.




## Background




## To implement a precise interrupt

- 1) An interrupt or exception is called precise if the saved processor state corresponds with the sequential model of program execution.
- 2) Precise interrupt means that all instructions before the interrupt or faulting instruction are committed and those after it can be restarted from scratch.
- 3) If an interrupt occurred, all instructions that are in program order before the interrupt signaling instruction are committed, and all later instructions



## Processor Pipeline Model and Exception




IF	Data abort, misaligned memory access, memory-protection violation
ID	Undefined instructions
EX	Arithmetic interrupt ( overflow)
MEM	Data abort , misaligned memory Access ,memory-protection violation
WB	None


## Precise Exceptions in MIPS Pipeline

To implement precise interrupt, the processor needs to flush IF \
ID \ EXE \ MEM stages.

0x00	add \$1,\$2,\$3
0x04	add \$4,\$5,\$6
0x08	add \$7,\$8,\$9
0x0c	add \$10,\$11,\$12
0x10	add \$13,\$14,\$15



## Flush register between stage and stage



## Review Coprocessors 0 registers

### > CPO Registers

• The processor is running in Kernel Mode or Debug Mode.

Register Number	Register Name	Function				
0		••				
12	Status	Processor status and control				
13	Cause	Cause of last general exception				
14	EPC	Program counter at last exception				
		••				
31	••	••				

## **CPO Registers- Status**

> Status:

31 28 27 26 25 24	23 22 21 20 19 18 17 16	15 10 9	9 8 7 6 5	4 3 2 1 0
CU3CU0 RP FR RE MX	0 BEV TS SR NMI ASE Impl	IM7IM2 IM	M1IM0 0 U	UM R0 ERL EXL IE
		IPL		KSU

• IM7...IM2 [15:10]: (控制哪一個硬體中斷被遮蓋)

代表被遮蓋

✓ Interrupt Mask:

IM7	IM6	IM5	IM4	IM3	1M2
1	1	1	0	1	1

Control the enabling of each of the hardware interrupts.

- IE [0]:(是否接受中斷要求)
  - ✓ Interrupt Enable:

Encoding	Meaning
0	Interrupt request disabled
1	Interrupt request enabled

Act as the master enable for software and hardware interrupts.

EX.


^	•		
	CP0_status[15:10]	11111	.0
	CP0_status[0]		1
	Irq[5:0]	00000	)1

雖然IE=1,但由於 IP2被MASK住,所 以中斷要求被拒。 **□** EX

•		
CP0_status[15:10]	11111	.1
CP0_status[0]		0
Irq[5:0]	00000	)1

雖然IP2沒被MASK 住,但IE=0,所以 中斷要求被拒。

## **CPO Registers- Cause**



31 30 29 28 27 26 25	4 23 2	22 21	20	17	15	10	9	8	7	6	2	1	0
BDTI CE DCPCI AS	EIVV	VP FD CI	000	ASE	IP7IP2		IP1	.IP0	0	Exc Code		0	
				ASE	RIPL								

#### • IP7...IM2 [15:10]:

Record the reason for the exception in the Cause register.

Bit	Name	Meaning
15	IP7	Hardware interrupt 5
14	IP6	Hardware interrupt 4
13	IP5	Hardware interrupt 3
12	IP4	Hardware interrupt 2
11	IP3	Hardware interrupt 1
10	IP2	Hardware interrupt 0

IP7	IP6	IP5	IP4	IP3	IP2
0	0	0	0	0	1

代表IP2硬體發出中斷要求, 且被CPU接受

## **MIPS Interrupt Processing**

➤ If interrupt is enabled and is not masked , then MIPS does interrupt processing in 5 steps.

Step 1. save current PC

Step 2. set state giving the cause of exception

Step 3. change to kernel mode

Step 4. disable further interrupts

Step 5. jump to exception handler address

(The red part will be the work to be implemented by this LAB)

## **MIPS Interrupt Processing**

- > 判斷是否可接受中斷要求
- First, check interrupt mask field (CP0\_status[15:10]) and interrupt enable field

✓	EX.			
	CP0_status[15:10]	11111	1	
	CPO_status[0]		1	
	irq[5:0]	00000	1	
			T	

代表可接受IP2的中斷要求

We need a way to tell the external device that the processor will serve its interrupt.

We'll solve this problem by adding the pin, called IACK (interrupt acknowledge), that will be an output.


Clk
由中斷的硬體所發出的中斷服務要求訊號←Irq
由CPU所發出給認可訊號,給發出中斷要求的硬體 ←Iack



代表IP2硬體發出中斷服務要求

## Step 1. save current PC

- CP0\_epc <= ? (which PC to save for pipeline CPU?)</p>
- When an interrupt is caused by external devices or by those interrupt causing instructions, we need to give a return address to the user program.
- We can't just save CPO\_epc like this CPO\_epc = current PC which is being used for fetching instruction.
- Since the interrupt module is located at the WB stage, so the PC to be saved is (current PC) 4 x 4.



## Step 2. set state giving cause of exception

- CP0\_cause[15:0] <= (cause code for event)</p>
- We need to record the reason for the exception in the Cause register.




IP7	IP6	IP5	IP4	IP3	IP2
0	0	0	0	0	1

代表IP2硬體發出中斷要求, 且被CPU接受

## Step 4. Disable further interrupts

- We require a way to disable interrupts and exceptions. This is necessary to prevent further exceptions and interrupts during this phase.
- Bit 0 of the Status register , the field is called IE (Interrupt Enable)
- Enabled = 1 ,不接受中斷需求。

Disabled = 0,接受中斷要求。



# MIPS CPU Interrupt Unit

### Tool used


### 實驗環境:

- 1. Modelsim (Run CPU simulator)
  - · 看wave來驗證我們的實作是否正確

## 實作題

▶ 請同學以RTL code完成這顆MIPS CPU中interrupt\_module.v 空白部分 (v code檔在MIPS\_cpu\_test\_interrupt\_module), 並且使用ModelSim編 譯完成, 在使用以提供的組合語言程式(已放置在mips\_sorftware底下), 來驗證硬體行為是否正確。

#### 請同學依照流程以及規定撰寫,請先複習前面投影片




## Finish the following code

```
module interrupt module (irq,rst n,clk,if pc,intctl epc,intctl status,intctl
           input [5:0] irg;
           input
                   rst n;
           input
                  clk:
                  if pc;
           input
           input [31:0] id2intctl status;
           output [31:0] intctl epc;
           output [31:0] intctl cause;
           output [31:0] intctl status;
           output iack;
                   [31:0] intctl epc;
           reg
           reg [31:0] intctl cause;
                   [31:0] intctl status;
           reg
                   [31:0] if pc;
           wire
                           iack:
           reg
```

請同學先了解會用到哪些 input/output,再開始撰 寫程式碼

▶ 因為必須修改interrupt\_module.v,所以我們必須要Add Existing File 把interrupt module.v添加到Project中



## Finish the following code

請參考下一頁說明,並依項目完成相對程式碼

```
always@(negedge clk or negedge rst n)
begin_
               //暫存器的初始值設定
   if(~rst n)
          begin
             iack<=
             intctl epc <=
             intctl status<=
             intctl cause <=
          end
                //判斷硬體中斷是否可被接受
   else if()
          begin
                                                  //計算中斷結束後的返回的PC
             intctl epc <=
                                                  //disable interrupt,避免其他中斷要求的干掉
             intctl status<=
                                                  //紀錄中斷原因(=irg[5:0])
             intctl cause <=
                                                  //發出中斷認可
             iack <=
          begin
                                                  //判斷是否已進入中斷服務程式(ISR)的指令位址
             if(if pc == 32'h00001000)
                begin
                                                  //中斷認可訊號拉回o
                    iack <=
                end
          end
end
```


## Interrupt module實作補充說明


- ① rst\_n表示為reset訊號且為負觸緣,此處必須完成當reset成立時候對 interrupt control硬體初始化
- ② 先檢查IRQ是否被mask住,同時檢查是否enable interrupt, 之後流程如下:
  - √ save current PC(return address)
  - ✓ set state giving the cause of exception(原因為irq[5:0])
  - ✓ disable further interrupts

(此三個動作投影片前面已詳細說明,step1、step2、step4)

③ 此部分是當pc值表示0x00001000表示已進入ISR,將iack訊號拉回0

#### Wave






## 進階題


- ▶ 本進階題練習實作IF級的flush功能
- 請仔細閱讀cpu\_if.v中的IF/ID Register部分
- 請完成flush IF/ID register

Flush the register (IF/ID)



Tips: cpu\_if.v已將iack訊號接線,僅需修改

cpu\_reg32\_ne\_ex. v即可完成IF flush 功能




```
cpu reg32 ne ex
                    u_if2id_pca4(
                   .clk
                                    (clk),
                   .rst n
                   .din
                                   (if2id_r_en)
                   .wren
                                    (id pca4)
                   .dout
cpu_reg32_ne_ex
                     u_if2id_ir(
                   .clk
                                    (clk),
                   .rst n
                                    (rst n),
                   .din
                   .iack
                   .wren
                                    (if2id r en)
                   .dout
                                    (id ins)
```

## 進階題說明

▶ 操作與資料夾路徑如下:

MIPS\_cpu\_test\_IF\_ID\_flush

▶ 因為必須修改cpu\_reg32\_ne\_ex.v,所以我們必須要Add Existing File 把cpu\_reg32\_ne\_ex.v添加到Project中



## 進階題說明

- ▶ 請修改cpu\_reg32\_ne\_ex.v,使其有flush IF/ID register的功能
- ▶ 下圖已有註解當作提示:

```
module cpu reg32 ne ex(clk, iack, rst n, din, wren, dout);
       input
                      clk; // System clk
                      rst n; // System Reset
       input
       input
              [31:0] din; // Data input
       input
                      wren; // Enable Register
       input
                      iack;
       output [31:0] dout; // Data Output
               [31:0] dout;
       always@(negedge clk or negedge rst n or posedge ??) //當正緣觸發?? or 負緣觸發rst n時 or 正緣觸發clk時
       begin
               //若rst_n ==0 或 ?? == 1 時, 設dout = 0(flush動作)
               if (~rst n)
                  begin
                   dout<=32'b0:
                   end
               else
                   begin
                      if(wren) begin dout<=din; $monitor("%0dns :\$monitor: wren=%b ",$stime,wren);</pre>
                              dout<=dout;
                      else
                   end
       end
endmodule
```

#### Wave

correct

🗓 🔷 id\_pca4


<u>id\_ins</u>

32'h00000000

32'h00000000



error



Wave - Default (interrupt module) 📺 👍 irq 6'h01 6'h00 6'....6'h00 📣 rst\_n 📥 🥠 if pc 32'h0000 1000 32'h0... 13... 13... id2intctl status 32'h0000fc01 32'h0000fd01 32'h0000fc00 📥 🚣 intctl epc 32'h00008018 32'h00000000 32'h00008018 📺 - 🚣 intctl\_cause 32'h00000400 32'h00000000 32'h00000400 📥-📤 intctl\_status 32'h00000000 32'h0000fc00 L4 iack (reg.&cp0 reg) 📺-🧇 reg00 📺-🔷 reg01 📥-🧇 reg02 ∔-🧇 reg03 7,3 📥-🧇 req04 📺-🧇 reg05 ∔-🧇 reg06 🛨-🔷 reg07 🛨-🧇 reg08 ∔-🧇 reg09 🛨-🤷 reg 10 64513 32'h00008000 📺-🧇 reg26 00080000 32'h000000000 ∔-🧇 reg27 00000000 🗰-🧇 cpr 12 32'h0000fc01 0000fc01 0000fc00 32'h00000000 📺-🧇 cpr 13 00000400 00000000 有flush 動作 00000400 32'h000000000 🛨-🔷 cpr 14 □ ◆ IF/ID (IF/ID) 📤 dk 1'h0 📤 iack 1'h1 \_\_\_\_