Verilog Implementation Of Arithmetic Logic Unit (ALU)

實驗目的

- 1. Verilog的基本認識
- 2. 認識MIPS processor的 control
- 3. Modelsim驗證硬體行為
- 4. 以Verilog實作 Arithmetic Logic Unit (ALU)

Verilog的基本認識

Verilog的介紹

- Module
- Module Level
- Four Value Logic
- Number representation
- Operators
- Verification



module module_name (port_name);

port declarations (if needed) / Parameters (optional)

wire / reg variable declarations

Dataflow statements (assign)

Instantiations of low level modules

Behavioral statements (always, initial)

Task & Functions

endmodule



- 在Verilog中預設的port其宣告型態為wire,因此假若在port的宣告中只有宣告output、input或是inout,則皆將其視為wire,然而假如需要將訊號的值儲存起來,就要將port的種類宣告為reg。
- o input 與inout型態的port不能被宣告為reg。因為reg會儲存值, 而輸入訊號只是表現出外來訊號的改變情況,所以不能儲存其 值。

- Data Type
 - o nets
 - × wire sum;
 - o register
 - × reg sum;
 - o vectors
 - × wire [7:0] bus;
 - × reg [31:0] busA;
 - o integers
 - x integer counter = 1;
 - o real

- o parameters
 - x parameter width = 32;
 - reg [width-1:0] busB;
- o arrays
 - × reg [7:0] mem [0:1023]
 - (長度1K,寬度8位元的記憶體)

Port Mapping

Implicit Positional Mapping
 fa fa0(A[0], B[0], cin, SUM[0], c1);
 Ordering matters!

```
module fa(a,b,cin,sum,cout);
input a,b,cin;
output sum,cout;
assign {cout,sum}=a+b+cin;
endmodule
```

Explicit Named Mapping

```
fa fa0(.a(A[0]), .b(B[0]), .cin(cin), .cout(c1), .sum(SUM[0]));
Ordering doesn't matter!
```

- module module_name (port_name);
 - port declaration
 - data type declaration
 - module functionality or structure
- endmodule
- Example: (add half)

```
module Add_half(sum, c_out, a, b);

(1) input a, b;
output sum, c_out;

(2) wire c_out_bar;

(3) nand (c_out_bar, a, b);
not (c_out, c_out_bar);
endmodule
```

c_out_bar → >→ c_out

Module Level

Behavior level

■此為Verilog中的最高層次,在這個層次中我們只需要考慮模組的功能或函數,不用考慮硬體方面詳細的電路是如何設計。在這個層次的設計工作就類似寫C語言一樣。

Dataflow level

▼ 在這個層次中必須要指明資料處理的方式。設計的人要說明資料如何在暫存器中儲存與傳送,在設計裡資料處理的方式。

Gate level

▲ 在這層次中模組是由邏輯閘連接而成,在這層次的設計工作就好像以前用描繪邏輯閘來設計線路一樣。


- ●always敘述
 - always敘述的觀念有如監督程式一般,隨時監看著輸出入埠訊號的變化,然後告知模組內部進行相關的處理。
 - 語法

```
always@(event_expression) statement
```

```
always@(event_expression)
begin
   statements
end
```


- always@ 敘述
 - 範例: 互斥閘





● always@ 敘述 (邊緣觸發)


```
always @ ([posedge or negedge] event)
begin
... statements ...
end (sequential circuit)
```



Rising edge or positive edge (posedge)
Falling edge or negative edge (negedge)

always@(posedge clk) begin out = a ^ b;

end



- if-else敘述
 - 可用來進行訊號值的判斷,後根據判斷結果執行相關處理
 - 語法

```
if (expression)
begin
statements
end
else
begin
statements
end
```


- if-else敘述
 - 範例: 優先權編碼器(priority encoder)

- case 敘述
 - Case敘述唯一多路分支選擇的敘述。
 - 語法

```
case (expression)
    alter_1, alter_2: stm_1;
    alter_3: stm_2;
    ...
    default: default_stm;
endcase
```

- case 敘述
 - 範例: 2X1 Multiplexor

```
module mux21 (in1, in2, sel, out)
          in1, in2, sel;
input
output
         out;
          out;
reg
          always@(in1 or in2 or sel)
          begin
                    case (sel)
                              1'b0: out = in1;
                              1'b1: out = in2;
                    endcase
          end
endmodule
```



Behavioral level Example : adder

```
module add (co, s, a, b, c)
input a, b, c;
output co, s;

always (*) begin
{co, s} = a + b + c;
end
endmodule
```

Dataflow level Example : adder


```
module add (co, s, a, b, c)
input a, b, c;
output co, s;

assign {co, s} = a + b + c;
endmodule
```

Gate-level

Example: adder

```
module add (co, s, a, b, c);
input a, b, c;
output co, s;
wire n1,n2,n3;
xor(n1, a, b);
xor(s, n1, c);
nand(n2, a, b);
```




endmodule


nand(n3,n1, c);

nand(co, n3,n2);


Four Value Logic




0: logic 0 / false



1: logic 1 / true



X: unknown logic value



Z: high-impedance

Number representation

• 規定長度之數字(Sized numbers)

- 規定長度之數字以〈size〉'〈base format〉 〈number〉來表示。
 - × <Size>是以十進未來表示數字的位數(Bits),
 - ▼ <base format>是用以定義此數字為十進位來表示數字的位數(Bits)。
 - 十進位('d或'D)
 - ○十六進位('h或'H)
 - 二進位('b或'B)
 - ○八進位('o或'O)
 - x Example:

```
4'b1111 // 這是一個 4-bit 二進位 12'habc // 這是一個 12-bit 十六進位數 16'd255 // 這是一個 16-bit 十進位數
```

Operators (1/3)

Name	Operator
bit-select or part-select	[]
parenthesis	()
Arithmetic Operators	
multiplication	*
division	1
addition	+
subtraction	-
modulus	%
Sign Operators	
identity	+
negation	-

Example:

A = 4'b1100

X = A[3:2] // X = 2'b11

Y = A[1:0] // Y = 2'b00

Operators (2/3)

Name	Operator		
Relational Operators			
less than	<		
less than or equal to	<=		
greater than	>		
greater than or equal to	>=		
Equality Operators			
logic equality	==		
logic inequality	!=		
case equality	===		
case inequality	!==		
Logical Comparison Operators			
NOT !			
AND	&&		
OR	ll l		
Logical Bit-Wise Operators			
unary negation NOT	~		
binary AND	&		
binary OR			
binary XOR	^		
binary XNOR	^~ or ~^		

Operators (3/3)

Name	Operator
Shift Operators	
logical shift left	<<
logical shift right	>>
Concatenation & Replication	
Operators	
concatenation	{}
replication	{{ }}
Reduction Operators	
AND	&
OR	I
NAND	~&
NOR	~
XOR	^
XNOR	^~ or ~^
Conditional Operator	
conditional	?:

Example of Logical Bit-Wise Operators

• Logical Bit-Wise Operators

```
module BITWISE(A, B, Y1, Y2, Y3, Y4, Y5);
input [3:0] A;
input [3:0] B;
output [3:0] Y1, Y2, Y3, Y4, Y5;

reg [3:0] Y1, Y2, Y3, Y4, Y5;
```

always @(A or B) begin

Y1 = ~A; Y2 = A & B; Y3 = A | B; Y4 = A ^ B; Y5 = A ^ ~ B; end endmodule

Logic bit-wis	se operators:
(1)~	(unary NOT)
(2) &	(binary AND)
(3)	(binary OR)
(4) ^	(binary XOR)
(5) ^~ or ~^	(binary XNOR)

A[3:0]	000	0001	0010	01 <mark>1</mark> 0
B[3:0]	000	0000	00 <mark>0</mark> 1	00 <mark>1</mark> 1
Y1[3:0]	1111	1110	11 <mark>0</mark> 1	10 <mark>0</mark> 1
Y2[3:0]	000	0000	0000	00 <mark>1</mark> 0
Y3[3:0]	000	0001	0011	01 <mark>1</mark> 1
Y4[3:0]	000	0001	0011	0101
Y5[3:0]	1111	1110	11 <mark>0</mark> 0	10 <mark>1</mark> 0


Example of Conditional Operators

Conditional operator

判斷運算式?當判斷運算式為真的時候做的運算:當判斷運算式為假的時候做的運算;

- module ADD_SUB (A, B, SEL, Y);
- 2. input [7:0] A; input [7:0] B;
- 3. input SEL;
- 4. **output** [8:0] Y1,Y2;
- reg [8:0] Y2,Y1;
- 6. always @(A or B)
- 7. begin
- 8. Y1 = (SEL == 1)?(A + B): (A B)
- Y2 = (!SEL) ? A : B;
- 10. end

endmodule



Conditional operators:

?

如果SEL是1的話 Y1會等於A+B 否則等於A-B

е	SEL	0	0	1	1
	A[7:0]	00000100	0000001	00000100	00000001
	B[7:0]	00000001	00000010	0000001	00000010
	Y1[8:0]	00000011	11111111	00000101	00000011
	Y2[8:0]	00000100	0000001	0000001	00000010

Example of Concatenation & Replication Operators

Concatenation & Replication Operators

```
A = 1'b1

B = 2'b00

C = 2'b10

D = 3'b110

W = {B, C}

// W= 4'b0010


X = {A, B, C, D, 3'b001} // X = 11'b10010110001

Z = {B, 3{A}}

H = {D[1:0], C]} // H = 4'b1010
```

Verification

Verilog Module



Verification

- Example: (8bits adder)
- ✓ test bench for 8bits adder

endmodule

```
//test by random
module tb random;
//parameter define
parameter N = 8;
//reg define
reg [N-1:0] A,B ;
reg CI ;
//wire define
wire [N-1:0] SUM;
wire CO;
//varible define
integer i,err;
adder beh aO(A, B, CI, SUM, CO); //load module
//produce random number
initial
begin
        for(i=0;i<16;i=i+1)
                                    //number fo data = 16
        begin
            A = {\$random} \% 256;
                                    //random 0~255
            B = \{\$random\} \% 256;
                                   //random 0~255
            CI = \{\$random\} \% 2 ; //random 0~1
                if({CO,SUM}==A+B+CI)
                begin
                end
                //if data check error , count error times, and the display on windows
                begin
                        $display("ERROR: A=%d B=%d]
                                                                   Messages
                        err = err + 1;
                end
                                                  + /tb_random/A
                end
                                                  +- /tb_random/B
                                                                                119
        end
                                                         /tb_random/CI
        $stop;
end
                                                       /tb_random/SUM
```


/tb_random/CO

/tb random/i

✓ 8bits adder(verilog module)


```
//---- 8bits FULLADDER ----//
module adder beh( a, b, c in, sum, c out);
// N for Sbits
warameter N = 8;
//input define
input [N-1:0] a, b;
input c in;
//output define
output [N-1:0] sum;
output c out;
//reg define
reg [N-1:0] sum;
reg c out;
// type : behaviroal
always@( a or b or c_in)
begin
    \{c \text{ out,sum}\} = a + b + c in;
end
endmodule
```

✓ Verification Wave



認識MIPS processor的 control

MIPS processor with control



Control Unit

- Selecting the operation to perform
- Controlling the flow of data
- Information comes from the 32-bit instruction
- Instruction format: (以下只有部分指令格式)
 - > R-fomrat


Field	0	rs	rt	rd	shamt	funct
Bit positions	31:26	25:21	20:16	15:11	10:6	5:0
LW rs,off1	.6(rt) or SW	rs,off16(rs)				
Field	35 or 43	rs	rt		immediate	
Bit positions	31:26	25:21	20:16	15:0		
BEQ rs, rt	, address					
Field	4	rs	rt		address	
Bit positions	31:26	25:21	20:16		15:0	

ALU's operation based on instruction type and function code

Modelsim驗證


Step.1:change to our file location

打開modelsim後,在File下選擇change directory到你放\...\verilog_test的地方




Step.2:new project

• 接著new一個project(名稱自訂)




Step.3:add source code

- 新增完project後,會跳出一個視窗(如圖),點選Add Existing File將VHDL/Verilog source code加入到這個project中
- 右鍵→編譯你的VHDL/Verilog source code




Step.4:simulate

按simulation, work→testbench




Step.5:Add Wave

- 加入你要觀察的部分,觀察波形圖是否正確。
- 若你有事先儲存要觀察波型的檔案,可以直接讀取"XXX.do"檔。
 - 讀取方式: File → Load → Marco File...
 - 儲存方式:點擊Wave視窗後, File→Save Format...



Step.6:Obeserve Wave

- 右圖為用來驗證硬體(branch_unit)的組合語言程式,這個程式的行為是當遇到每個有條件的branch指令,每個跳躍的條件都會成立。
- 下圖為用來觀察硬體行為是否有誤的波形圖。




```
$1 .50
         $4,536870912
.BLTZ:
        bltz
                 $3,.BGEZ
        nop
                 $3,0($4)
         SW
.BGEZ:
                 $1,.BEQ
        bgez
        nop
                 $3,4($4)
.BEO:
                 $1,$0,.BNE
        beq
        nop
                 $3,8($4)
         SW
.BNE :
                 $1,$2,.BLEZ
         bne
        nop
                 $3,12($4)
.BLEZ :
                 $1,.BGTZ
        blez
        nop
                 $3,16($4)
.BGTZ :
        bgtz
                 $2,.EXIT
        nop
                 $3,18($4)
         SW
.EXIT:
                 S31
        nop
```

以Verilog實作 Arithmetic Logic Unit (ALU)


ALU EXAMPLE

```
nodule ADD SUB (A,B,SEL,result);
   input
           [3:0]
                   A;
   input
           [3:0]
                   B;
   input
           [1:0]
                   SEL;
   output
           [8:0]
                   Y; // Result
           [8:0]
                   result;
   reg
   assign Y = result;
   always@ (A or B or SEL)
       case (SEL)
           2'b00:
                   result = A+B;
           2'b01: result = A-B;
           2'b10: result = A*B;
           2'b11: result = ~A;
       endcase
   end
endmodule
```



練習題(一): Simple ALU

前面的範例是一個只有加減法的ALU,請同學根據前面的範例,用verilog完成新的ALU,並且完成驗證




Instruction	op Code
ADD	000
SUB	001
AND	100
OR	101
XOR	110
NOR	111

```
odule ALU (a, b, op, result, overflow);
           [7:0]
           [7:0]
                   b;
           [2:0]
                   op;
           [7:0]
                   result;
                   overflow;
           [8:0]
                   Result:
           result
          overflow =
  always@(a or b or op)
  begin
       case (op)
           3'b000: Result =
           3'b001: Result =
           3'b100: Result =
           3'b101: Result =
           3'b110: Result =
           3'b111: Result =
       endcase
```


Step1: 根據不同的op code 決定 ALU的運算

Step2: 把ALU運算完的結果 傳到output (result) ALU在做加減法運算時, 可能會有overflow產生, 請判斷什麼時候有overflow

練習題(一)ALU加減法為無號數的加減法







練習題(二):實作ALU指令

- 打開資料夾verilog_test_alu,並請同學以Verilog完成這顆 MIPS CPU 中fu_alu.v 的空白部分,並跑助教的程式(code.mif) 來驗證ALU運算結果。
- ▶因為這顆MIPS CPU經過簡化之後並沒有實現所有MIPS的指令, MIPS詳細的運算指令和ALUop decode請參考Table 1與Table 2.


Table 1: ALU運算指令

	ARITHMETIC	OPERATIONS
ADD	RD, RS, RT	RD = RS + RT (OVERFLOW TRAP)
ADDU	RD, RS, RT	RD = RS + RT
SUB	RD, RS, RT	RD = RS - RT (OVERFLOW TRAP)
SUBU	RD, RS, RTRD = RS - RT	RD = RS - R
AND	RD, RS, RT	RD = RS & RT
OR	RD, RS, RT	RD = RS RT
XOR	RD, RS, RT	RD = RS ⊕ RT
NOR	RD, RS, RT	$RD = \sim (RS \mid RT)$
ADDI	RD, RS, CONST 16	RD = RS + CONST 16 ± (OVERFLOW TRAP)
ADDIU	RD, RS, CONST 16	RD = RS + CONST 16 ±
SLT	RD, RS, RT	$RD = (RS \pm < RT \pm) ? 1 : 0$
SLTU	RD, RS, RT	RD = (RSØ < RTØ) ? 1 : 0
ANDI	RD, RS, CONST 16	RD = RS & CONST 16 Ø
ORI	RD, RS, CONST 16	RD = RS CONST 16 ∅
XORI	RD, RS, CONST 16	RD = RS \oplus CONST 16 \varnothing
LUI	RD, CONST 16	RD = CONST 16 << 16

Table 2: ALUop & ALU Function

	OPCODE	funct	ALUop	ALU Function
ADD	00 0000	10 0000	0000	ADD
ADDU	00 0000	10 0001	0001	ADD
SUB	00 0000	10 0010	0010	SUB
SUBU	00 0000	10 0011	0011	SUB
AND	00 0000	10 0100	0100	AND
OR	00 0000	10 0101	0101	OR
XOR	00 0000	10 0110	0110	XOR
NOR	00 0000	10 0111	0111	NOR
ADDI	00 1000	xx xxxx	1000	ADD
ADDIU	00 1001	xx xxxx	1001	ADD
SLT	00 0000	10 1010	1010	SUB
SLTU	00 0000	10 1011	1011	SUB
ANDI	00 1100	xx xxxx	1100	AND
ORI	00 1101	xx xxxx	1101	OR
XORI	00 1110	xx xxxx	1110	XOR
LUI	00 1111	XX XXXX	1111	NOP

ALU module



ALU module

```
module fu alu(
                 b,
                        \longrightarrowALUop
                 move cond,
                 result,
                 carryout,
                 zero.
                 overflow,
                 move check
                 );
         input
                 [31:0] a;
         input
                 [31:0]
         input
                 [3:0]
                          op;
         input
                 [1:0]
                         move cond;
        output [31:0] result;
        output
                          carryout;
        output
                          zero;
        output
                         overflow;
         output
                         move check;
        wire
                          adder sub;
                 [31:0] bus b;
        wire
        wire
                          b zero;
        wire
                 [31:0] bus add;
        wire
                 [31:0]
                         bus and ;
        wire
                 [31:0]
                         bus or ;
        wire
                 [31:0]
                         bus xor ;
        wire
                 [31:0]
                         bus nor ;
        wire
                 [31:0]
                         bus slt;
        wire
                 [31:0]
                         bus lui;
        req
                 [31:0] result;
```

```
Output Mux
always@ (bus add or bus and or bus or or bus slt or bus xor or
       bus nor or bus lui or op)
begin
   case (op)
       4'b0000: result = bus add;
                                                     00 0000 ... 10 0000
                                      //ADD:
       4'b0001: result = bus add;
                                      //ADDU:
                                                     00 0000 ... 10 0001
       4'b0010: result = bus add;
                                      //SUB:
                                                     00 0000 ... 10 0010
                                                     00 0000 ... 10 0011
       4'b0011: result = bus add;
                                      //SUBU:
       4'b0100: result = bus and;
                                      //AND:
                                                     00 0000 ... 10 0100
       4'b0101: result = bus or;
                                      //oR:
                                                     00 0000 ... 10 0101
       4'b0110: result = bus xor;
                                      //XOR:
                                                     00 0000 ... 10 0110
                                                     00 0000 ... 10 0111
       4'b0111: result = bus nor;
                                      //NOR:
                                                     00 1000 ... xx xxxx
       4'b1000: result = bus add;
                                      //ADDI:
                                                     00 1001 ... xx xxxx
       4'b1001: result = bus add;
                                      //ADDIU:
                                                     00 0000 ... 10 1010
       4'b1010: result = bus slt;
                                      //SLT.SLTI:
                                                     00 1010 ... xx xxxx
                                      //SLTI:
       4'b1011: result = bus slt;
                                                     00 0000 ... 10 1011
                                      //SLTU,SLTIU:
                                      //SLTIU:
                                                     00 1011 ... xx xxxx
       4'b1100: result = bus and;
                                      //ANDI:
                                                     00 1100 ... xx xxxx
       4'b1101: result = bus or;
                                      //ORI:
                                                     00 1101 ... xx xxxx
       4'b1110: result = bus xor;
                                                     00 1110 ... xx xxxx
                                      //XORI:
       4'b1111: result = bus lui;
                                                     00 1111 ... xx xxxx
                                      //LUI:
   endcase
end
```

ALU Function

ADD, SUB

```
Adder
// inv
assign adder sub =
// adder-32bit
fu csa32
                 u adder32(
                   .din1
                                   ( ),
                   .din2
                                   ( ),
                   .carry in
                                   ( ),
                   .dout
                                   (bus_add),
                   .carry out
                                   (carryout),
                   .overflow
                                   (overflow)
 din1[31:0]
                                   dout[31:0]
 din2[31:0]
                                    carry_out
                fu csa32
                                    overfolw
  carry_in
```

- 數的表示法:2的補數表示法(有號數)
- 數的運算:
 - 0 加法

$$\times$$
 ex. 2 + 3 = 5
0010+0011 = 0101

0 減法

$$\times$$
 ex. 2 - 3 = -1

* 數值 - 數值 = 數值 + (-數值) 0010+(1100+1) = 1111

ALU Function

Logic

LUI, zero

ALU驗證程式


- 簡單的組語驗證(答案印在右邊) ✓ 此份組語,驗證了藍色底的算數指令。
- ▶ 此份組語程式,已轉為code.mif檔,且存在於verilog_test_branch/software_mips/下

```
$1,$0
move
li $2 , 21
              #10101
li $3 , 16 #10000
li $4 , -21 #1..101011
li $6, -16 #1..111000
  add
         $10,$2,$3
                         #37
       $11,$2,$4
  add
                         #0
         $12, $4,$6
                         #-37
  add
  sub $13, $2,$3
                         #5
  sub $14,$4,$6
                         \# - 5
  sub $15, $2,$4
                         #42
  and $16, $2,$3
                         #10000
         $17, $2,$3
                         #10101
  or
  xor $18, $2,$3
                         #101
  nor $19, $2,$3
                         #1..101010
  slt $20, $3,$2
                         #1
  slt
      $21, $4,$6
                         #1
  sltu $22,$4,$3
                         #0
  sltu $23,$3,$4
                         #1
          $24, 0xf
  lui
.EXIT:
   i
       $31
   nop
```

	ARITHMETIC	OPERATIONS
ADD	RD, RS, RT	RD = RS + RT (OVERFLOW TRAP)
ADDU	RD, RS, RT	RD = RS + RT
SUB	RD, RS, RT	RD = RS - RT (OVERFLOW TRAP)
SUBU	RD, RS, RTRD = RS - RT	RD = RS - R
AND	RD, RS, RT	RD = RS & RT
OR	RD, RS, RT	RD = RS RT
XOR	RD , RS , RT	RD = RS ⊕ RT
NOR	RD, RS, RT	RD = ~(RS RT)
ADDI	RD, RS, CONST 16	RD = RS + CONST 16 ± (OVERFLOW TRAP)
ADDIU	RD, RS, CONST 16	RD = RS + CONST 16 ±
SLT	RD, RS, RT	RD = (RS ± < RT ±) ? 1:0
SLTU	RD, RS, RT	RD = (RS∅ < RT∅)?1:0
ANDI	RD, RS, CONST 16	RD = RS & CONST 16 ∅
ORI	RD, RS, CONST 16	RD = RS CONST 16 ∅
XORI	RD, RS, CONST 16	RD = RS ⊕ CONST 16 Ø
LUI	RD, CONST 16	RD = CONST 16 << 16

ALU預期結果

- View→Wave (打開wave 視窗)
- File→Load→Marco File... →wave_alu.do (載入要觀察的部分)



挑戰題

在5-stage pipeline的 CPU當中,IF(Instruction Fetch)負責去拿instruction,並且把這個 32-bit 的 instruction 傳給下一級, Decode 階段則負責把 IF 準備好的 32-bit instruction 做解碼的動作。

挑戰題當中,請同學用 Verilog 實作出一個簡單的 Decode Stage

Example:

Assembly code 為 add \$s1, \$s2, \$to 的指令,根據表格可以得到

opcode	5-bit rs	5-bit	5-bit rd	shift amt	function
0	18	8	17	0	32

這一串32-bit 的 machine 就會是IF拿到的指令,並且傳到Decode 做為 input


opcode	5-\$ it	₅ nt _{it}	address
35	19	8	32
	base	dst	offset

挑戰題

我們要實作的Decode 就是負責把 input instruction 對應的 opcode, Rs, Rt, Rd, shamt, function, offset 傳出來

```
Ex: input
        ins = 000000 11111 00111 01001 00000 000011
  output op
                = 000000
         Rs = 11111
         Rt = 00111
         Rd = 01001
         shamt = 00000
         function = 000011
         op = o, 是 R-type的指令, 所以 offset = o
  input
         ins = 100011 00001 01000 0000000000100000
  output op
                = 100011
         Rs
                = 00001
         Rt = 01000
         offset = 00000000100000
         op = o, 是 I-type的指令,所以 Rd =o, shamt =o, func = o
```

挑戰題



Field	0	rs	rt	rd	shamt	funct
Bit positions	31:26	25:21	20:16	15:11	10:6	5:0
. R-type i	nstruction					
Field	35 or 43	rs	rt		address	
Bit positions	31:26	25:21	20:16		15:0	
	31:26 store instr		20:16		15:0	
			20:16 rt		15:0	

結果驗證

