


## Verilog Implementation Of I-Cache






#### 實驗目的


- 1. 認識MIPS CPU的Memory Hierarchy
- 2. 學習Verilog module之應用
- 3. 了解I-Cache的架構與行為





#### Levels of Memory Hierarchy









#### The Principle of Locality

Temporal Locality (Locality in Time):
 If an item is referenced, it will tend to be referenced again soon.
 (Example: loop, reuse)

» Spatial Locality (Locality in space):

If an item is referenced, items whose addresses are close by tend to be referenced soon.


(Example: array access, straight line code)






#### Introduction to Cache System

- Insert between CPU and Main Memory
- Implemented with fast Static Ram
- Holds some of a program's
  - ◆ Data (D-Cache)
  - ◆ Instructions (I-Cache)






- CPU send an address to Cache
- » Hit : Data in Cache (no penalty)
- Miss: Data not in Cache (miss penalty)






- CPU send an address to Cache
- » Hit : Data in Cache (no penalty)
- » Miss: Data not in Cache (miss penalty)






- CPU send an address to Cache
- » Hit : Data in Cache (no penalty)
- » Miss: Data not in Cache (miss penalty)






- CPU send an address to Cache
- » Hit : Data in Cache (no penalty)
- » Miss: Data not in Cache (miss penalty)





- CPU send an address to Cache
- » Hit : Data in Cache (no penalty)
- » Miss: Data not in Cache (miss penalty)






#### Cache Performance

- Hit Rate: Fraction of hit in CacheMiss Rate = 1 (Hit Rate)
- » Hit Time: Time to access Cache
- » Miss Penalty: Time to replace a block from lower level
- » Average memory-access time ( AMAT )
  - = Hit Time + Miss rate x Miss penalty











The sequence of memory access: 00, 04, 08, 0c, 10

Memory Block	Hit/Miss

Index	
0	
4	
8	
С	





The sequence of memory access: 00, 04, 08, 0c, 10

Memory Block	Hit/Miss	Index	
00	Miss	0	
		4	
		8	
		С	








The sequence of memory access: 00, 04, 08, 0c, 10

Memory Block	Hit/Miss
00	Miss







The sequence of memory access: 00, 04, 08, 0c, 10


Memory Block	Hit/Miss	Index	
00	Miss	0	Mem[00]
04	Miss	4	
		8	
		С	





The sequence of memory access: 00, 04, 08, 0c, 10

Memory Block	Hit/Miss
00	Miss
04	Miss







The sequence of memory access: 00, 04, 08, 0c, 10


Memory Block	Hit/Miss	Index		
00	Miss	0	Mem[00]	
04	Miss	4	Mem[04]	From main memory
08	Miss	8	Mem[08]	<b>←</b>
		С		





The sequence of memory access: 00, 04, 08, 0c, 10

Memory Block	Hit/Miss
00	Miss
04	Miss
08	Miss
0c	Miss








The sequence of memory access: 00, 04, 08, 0c, 10

Memory Block	Hit/Miss	Index		From main memory
00	Miss	<b>/</b> 0	Mem[10]	<b>←</b>
04	Miss	4	Mem[04]	
08	Miss	8	Mem[08]	
0c	Miss	С с	Mem[0c]	
10	Miss			






#### Cache Line Refill

Load in multi-data when cache miss





#### Cache Line Refill




Cache Main Memory





The sequence of memory access: 00, 04, 08, 0c, 10

Mem Block	Hit/Miss







The sequence of memory access: 00, 04, 08, 0c, 10

Mem Block	Hit/Miss	Index		
00	Miss	0*		
		1*		
		2*		
		3*		





The sequence of memory access: 00, 04, 08, 0c, 10

Mem Block	Hit/Miss	]	ndex					
00	Miss		0*	Mem[00]	Mem[04]	Mem[(	[80	Mem[0c]
			1*			•		
			2*					
			3*					
					Ca	che		
					F	rom ma	ain ı	memory
								و ا



The sequence of memory access: 00, 04, 08, 0c, 10

Mem Block	Hit/Miss	Index				
00	Miss	0*	Mem[00]	Mem[04]	Mem[08]	Mem[0c]
04	Hit	1*				
		2*				
		3*				





The sequence of memory access: 00, 04, 08, 0c, 10

Mem Block	Hit/Miss
00	Miss
04	Hit
08	Hit

1\* 2\* 3\*

Mem[00]	Mem[04]	Mem[08]	Mem[0c]





The sequence of memory access: 00, 04, 08, 0c, 10

Mem Block	Hit/Miss
00	Miss
04	Hit
08	Hit
0с	Hit
10	Miss

1\* 2\* 3\*

Mem[00]	Mem[04]	Mem[08]	Mem[0c]





The sequence of memory access: 00, 04, 08, 0c, 10

Mem Block	Hit/Miss
00	Miss
04	Hit
08	Hit
0с	Hit
10	Miss

1\* 2\* 3\*

Mem[00]	Mem[04]	Mem[08]		Mem[0c]
Mem[10]	10] Mem[14] Mem[18]		[8]	Mem[1c]
		1		

Cache

From main memory



#### Address

Block Address (32-bit)				
Tag Index 00				

Index: Decide which entry of cache should be access

Tag : Check if the data in the cache is hit or not

Block Address (32-bit)					
Tag Index line 00					

Index: Decide which entry of cache should be access

Tag : Check if the data in the cache is hit or not


line : Decide which data of entry should be output





### 實作題目演練





#### Tool used

#### 實驗環境:

- 1. Modelsim (Run CPU simulator)
  - 看wave來驗證我們的實作是否正確






#### Modelsim驗證教學

請參考LAB1第33頁投影片





#### 實作一


以RTL code完成這顆MIPS CPU中I\_Cache.v空白部分,總共有4個部分

使用ModelSim編譯完成,並且完成驗證。





#### Cache Architecture






This is a "Direct Mapped I-Cache" with 256 entries each has a 32 bits data. ADDR [31:0] is a 32-bit signal (address) from CPU to Cache

- 1. First, you have to pass the ADDR to IADDR. (send addr. to memory if cache miss)
- 2. The cache has 256 entries which means that your index should be \_\_ bits.
- 3. Once you know how many bits index and tag\_in need, get index & tag\_in from ADDR.

31		0
tag_in	index	00

請同學根據前面的內容決定 index, tag\_in 分別需要幾個 bit, 並且寫出二個訊號分別來自ADDR當中的哪一段






In part2, we have to prepare data\_out, tag\_out and valid\_out signals.


And, we need the signal "index" which we have prepared in part1 to help us.

- 1. Use index to get data\_out from cache memory
- 2. Use index to get tag\_out from cache memory
- 3. Use index to get valid\_out from cache memory



請同學根據前面的提示決定 data\_out, tag\_out 和 valid\_out





Now that you have most of the signals you need, you have to decide if the cache is hit or not.

And send the correct signals to memory and CPU.

- 1. For Cache\_Hit signal, check if valid\_out=1, then compare tag\_in and tag\_out
- 2. For IREQ signal, make sure that Enable=1 first, and check if Cache\_Hit = 1 or 0 IREQ is a signal to request data from main memory

  Enable is a signal which present if the cache is working or not
- 3. For DO signal, use output\_enable to decide out data (DO\_reg or 32' bz)

  DO (Data Out) is the data form cache to CPU

  output\_enable is a signal which present if the output data is ready or not

  DO\_reg is a register which contains the data for output

請同學根據前面的說明,完成Cache\_Hit, IREQ, DO



```
if(write)
begin

#1 Cache_Data[index] =  // Refill Data
#1 Cache_Tag[index] =  // Refill Tag
#1 Cache_Valid[index] =  // Refill Valid
end
```

When a cache\_miss happened, you have to update the data in I-Cache including Cache\_Data, Cache\_Tag and Cache\_Valid.


- 1. Put the new data called "Data\_in" into Cache\_Data Data\_in is a 32-bit data from main memory
- 2. Put the new tag called "tag\_in" into Cache\_Tag

  Tag\_in is the new tag which you get from part1
- 3. Put the new data called "valid\_in" into Cache\_Valid

  Valid\_in is just a signal 1 which indicates that the cache is not empty

請同學根據前面的內容在Cache發生miss的時候更新Cache的內容





If your RTL code is correct, you will find that the cache will miss whenever the address changes





#### 實作二


以RTL code完成這顆MIPS CPU中I\_Cache.v空白部分,總共有2個部分

使用ModelSim編譯完成,並且完成驗證。



## 5

#### Cache Architecture





This is a "Direct Mapped I-Cache" with 256 entries each has a 128 bits data. ADDR [31:0] is a 32-bit signal (address) from CPU to Cache

- 1. First, you have to pass the ADDR to IADDR (send addr. to memory if cache miss)
- 2. The cache has 256 entries which means that your index should be \_\_ bits.
- 3. The cache has 4 data in each line (entry) which means that your line should be \_\_ bits.
- 4. Once you know how many bits index, line and tag\_in need, use ADDR to complete the code

31			0
tag_in	index	line	00

請同學根據前面的內容決定 index, line, tag\_in 分別需要幾個 bit, 並且寫出三個訊號分別來自ADDR當中的哪一段







We have learned how to use index and tag to check if the cache is hit or miss.

And we also learned how to setup the signal (IREQ) for main memory, and output data (DO) for CPU.

However, there are 4 data in each line (entry). We have to decide which data to output by a 2-bit signal called "line", before sending data to CPU.





```
always@(*)
begin
```

endcase

end

```
// Choose the data from the word Number
case (word)
   12'b00:
        begin
            data out hit reg =
            data out miss reg =
        end
   2'b01:
        begin
        end
    2'b10:
        begin
        end
    default:
        begin
        end
```

data\_out\_hit\_reg is a register which contains
the data to output when cache hit

data\_out is a 128-bit data which contains the data from cache


data\_out\_miss\_reg is a register which contains the data to output when cache miss

data\_in is a 128-bit data which contains the data from memory

- 1. Put the 32-bit data into data\_out\_hit\_reg from data\_out
- 2. Put the 32-bit data into data\_out\_miss\_reg from data\_in



#### Verification



If your RTL code is correct, you will find that the cache misses every four different address.

