


CSE 369 Lab 7

Useful Components


Isaac Wu
2360957
November 20, 2024

1. Top-Level Block Diagram




2. 3-Bit Counter Simulation

These are the resulting waves of a test bench to verify functionality of my 3-bit counter. The last combined wave is the binary output assigned to HEX display modules that have been predefined to display the numbers 0-7. The input is toggling after each rising clock edge, and each toggle on increments the counter at the next rising clock edge, and reset inputs will revert the output to the defined binary for 0.




3. 4-Bit LFSR State Diagram

This is the state diagram for a 4-Bit Linear Feedback Shift Register. The next state is determined by shifting the 3 least significant bits to the 3 most significant bits and setting the least significant bit to the XNOR of the two most significant bits. In the diagram, the arrows with a * represent that the transition will always be taken. Note that the 1111 state is separate from the diagram and can only lead to itself.



4. 9-Bit LFSR Simulation

The beginning of my LFSR simulation. You can see that *i* is counting the number of states after the initial state, for which I have an indicator signal set to be true only when the out state is 0, and these change every rising clock edge.




This diagram shows the next edge that my indicator is signal is true and the out state is once again 0. Here, it shows that i is now 511, indicating to us that the maximum state cycle length is 511 states.

The screenshot displays a logic analyzer interface with a table of states and a corresponding waveform. The table has three columns: a list of signals, a column for the state value 'i', and a column for the output value 'out'. A yellow vertical line is positioned at the state where 'i' is 511 and 'out' is 0. The state values shown are 508, 509, 510, 511, and 512. The corresponding 'out' values are 448, 384, 256, 0, and 1. The waveform at the bottom shows a series of green pulses, with a time scale of 51 ns and 51.2 ns. A cursor is positioned at 51.15 ns, corresponding to the state where 'i' is 511 and 'out' is 0.


Signal	i	out
/lfsr_tb/dk	1	
/lfsr_tb/reset	0	
/lfsr_tb/i	511	
/lfsr_tb/indicator	1	
/lfsr_tb/out	0	

Time scale: 51 ns, 51.2 ns. Cursor 1: 51.15 ns.



5. 10-Bit Adder Simulation

The top 3 waves are unsigned, the bottom 3 are the same values, just signed.




- 1) An addition with one input being 0: $0 + 1 = 0$
- 2) An addition whose result is 511: $369 + 142 = 511$
- 3) An addition whose result is 0: $369 + -369 = 0$
- 4) An example of unsigned overflow: $369 + 655 = 0$, $1023 + 1023 = 1022$
- 5) An example of positive signed overflow: $511 + 511 = -2$
- 6) An example of negative signed overflow: $-512 + -512 = 0$


6. Top-Level ModelSim Simulation

As a reminder, SW[9] represents a hard reset (resets the game), KEY[3] represents a soft reset (resets the playing field), KEY[0] is the user input, SW[8-0] represents the difficulty of the Cyber player, and L is the Cyber player “input”.


This is the wave diagram for the initial state of Cyber War, right after a reset input. In this scenario, I set the Cyber player’s difficulty to 512/1023. LED 5 is on, the rest are inactive. Both HEX displays are showing the pre-defined binary to display a 0.



This is what a wave diagram of the Cyber player winning looks like. The Cyber player pseudo-randomly “presses” an input and the LED status light moves to the left at the next clock cycle after each input (since we don’t have to synchronize the Cyber player’s inputs). After the status light moves off of the final LED position, the HEX display for the cyber player will increment to the pre-defined binary to display a 1. Inputs after a win don’t change the LED output or the HEX output.



This is a wave diagram of Player winning. The same thing happens, just in reverse. The Cyber player has been slowed down to 1/1023, and does not make an input in this sequence. The LED status light starts in the center and moves to the right. After it falls off the right, the HEX display for the player will change to display a 1. Again, any inputs after a victory will not change any displays. A soft reset input will reset the LEDs, but notice the HEX displays retain their previous values.



7. Resource Utilization

Analysis & Synthesis Resource Utilization by Entity

Compilation Hierarchy Node	Combinational ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
1	66 (1)	47 (0)	0	0	40	0	cyber_war	cyber_war	work
1	10 (10)	0 (0)	0	0	0	0	cyber_war adder adder	adder	work
2	20 (20)	20 (20)	0	0	0	0	cyber_war divider divider	clock_divider	work
3	11 (11)	3 (3)	0	0	0	0	cyber_war counter counter	counter	work
4	11 (11)	3 (3)	0	0	0	0	cyber_war counter counter	counter	work
5	2 (2)	1 (1)	0	0	0	0	cyber_war edge_detector edge_detector	edge_detector	work
6	1 (1)	9 (9)	0	0	0	0	cyber_war lfsr lfsr	lfsr	work
7	1 (1)	1 (1)	0	0	0	0	cyber_war lightL1 light	light	work
8	1 (1)	1 (1)	0	0	0	0	cyber_war lightL2 light	light	work
9	1 (1)	1 (1)	0	0	0	0	cyber_war lightL3 light	light	work
10	1 (1)	1 (1)	0	0	0	0	cyber_war lightL4 light	light	work
11	1 (1)	1 (1)	0	0	0	0	cyber_war lightL5 light	light	work
12	1 (1)	1 (1)	0	0	0	0	cyber_war lightL6 light	light	work
13	1 (1)	1 (1)	0	0	0	0	cyber_war lightL7 light	light	work
14	1 (1)	1 (1)	0	0	0	0	cyber_war lightL8 light	light	work
15	1 (1)	1 (1)	0	0	0	0	cyber_war lightL9 light	light	work
16	1 (0)	2 (0)	0	0	0	0	cyber_war sync sync	sync	work
1	1 (1)	1 (1)	0	0	0	0	cyber_war _ync d_ff.d0_d_ff	d_ff	work
2	0 (0)	1 (1)	0	0	0	0	cyber_war _ync d_ff.d1_d_ff	d_ff	work

8. Misc.

How many hours (estimated) it took to complete this lab in total, including reading, planning, designing, coding, debugging, and testing.

It took around 10 hours to complete this lab.