
# CSE 369 Lab 5

Sequential Logic

### 1. Finite State Machine



## 2. ModelSim Simulations

This is the code for my runway light display. I defined my states in the enum and set their values to the LED pattern to display.

I assign ledr to the present state instead of the next state so that a reset input is respected on the next clock cycle. I have the reset state be the middle state, since that LED pattern is common among all wind states.

```
Immodule runway (
    input logic clk, reset,
    input logic [1:0] sw,
    output logic [2:0] ledr
   6
7
8
9
                     enum logic [2:0] {M = 3'b010, C = 3'b101, L = 3'b100, R = 3'b001} ps, ns;
                     always_comb_begin
          case (sw)
2'b00: begin case (ps)
10
11
12
13
14
15
16
17
18
19
                                 2'b00: begin case (ps)
C: ns = M;
default: ns = C;
endcase end
2'b01: begin case (ps)
M: ns = L;
R: ns = M;
default: ns = R;
endcase end
2'b10: begin case (ps)
M: ns = R:
           þ
           20
21
22
23
24
25
26
27
28
29
30
31
32
33
                                  M: ns = R;
L: ns = M;
default: ns = L;
endcase end
default: ns = ps;
                    defa
endcase
end
                     assign ledr = ps;
                     always_ff @(posedge clk)
if (reset)
                            ps <= M;
else
35
36
                                  ps <= ns;
               endmodule // runway
```

Here is the test bench used. I test each wind position and wait for some clock cycles to ensure correct LED behavior.


```
module runway_tb ();
          logic clk, reset;
logic [1:0] SW;
logic [2:0] LEDR;
 234567
          runway dut (.*);
 8
          parameter CLK_PERIOD=100;
          initial begin
     10
              clk <= 0;
              forever #(CLK_PERIOD/2) clk <= ~clk;
11
12
13
14
          initial begin
     15
              SW <= 2'b0;
              LEDR <= 3'b0;
16
17
18
              // Init
                                           @(posedge clk);
19
              reset <= 1;
20
21
              // calm
22
                            SW <= 2'b00; @(posedge clk);
23
                                           @(posedge clk);
24
                                           @(posedge clk);
25
              // R to L
                            SW <= 2'b01; @(posedge clk);
26
27
                                           @(posedge clk);
28
                                           @(posedge clk);
29
                                           @(posedge clk);
30
                                           @(posedge clk);
31
                                           @(posedge clk);
32
                                           @(posedge clk);
33
                                           @(posedge clk);
34
35
              // L to R
                            SW <= 2'b10; @(posedge clk);
36
37
                                           @(posedge clk);
38
                                           @(posedge clk);
39
                                           @(posedge clk);
40
                                           @(posedge clk);
                                           @(posedge clk);
@(posedge clk);
41
42
43
                                           @(posedge clk);
                        // Pause sim
44
              $stop:
45
          end
46
       endmodule
```

This is what the wave diagram looks like. The top wave is the clock used, it triggers the positive edge every 0.1ns.


The second wave is the reset input, which is only true for the first clock cycle.

The next 3 lines are the wind pattern inputs with switch inputs.

The last 4 lines are the LED outputs. During each wind pattern, the LEDs cycle through each pre-defined display, shown on the bottom waves.



# 3. Resource Utilization by Entity



#### 4. Misc.

How many hours (estimated) it took to complete this lab in total, including reading, planning, designing, coding, debugging, and testing.

It took around 3 hours to complete this lab.