


CSE 369 Lab 5

Sequential Logic

Isaac Wu
2360957
November 6, 2024

1. Finite State Machine



2. ModelSim Simulations

This is the code for my runway light display. I defined my states in the enum and set their values to the LED pattern to display.

I assign ledr to the present state instead of the next state so that a reset input is respected on the next clock cycle. I have the reset state be the middle state, since that LED pattern is common among all wind states.

```

1  module runway (
2      input logic clk, reset,
3      input logic [1:0] sw,
4      output logic [2:0] ledr
5  );
6
7      enum logic [2:0] {M = 3'b010, C = 3'b101, L = 3'b100, R = 3'b001} ps, ns;
8
9      always_comb begin
10         case (sw)
11             2'b00: begin case (ps)
12                 C: ns = M;
13                 default: ns = C;
14             endcase end
15             2'b01: begin case (ps)
16                 M: ns = L;
17                 R: ns = M;
18                 default: ns = R;
19             endcase end
20             2'b10: begin case (ps)
21                 M: ns = R;
22                 L: ns = M;
23                 default: ns = L;
24             endcase end
25             default: ns = ps;
26         endcase
27     end
28
29     assign ledr = ps;
30
31     always_ff @(posedge clk)
32         if (reset)
33             ps <= M;
34         else
35             ps <= ns;
36
37 endmodule // runway

```

Here is the test bench used. I test each wind position and wait for some clock cycles to ensure correct LED behavior.


```
1  module runway_tb ();
2      logic clk, reset;
3      logic [1:0] SW;
4      logic [2:0] LEDR;
5
6      runway dut (. *);
7
8      parameter CLK_PERIOD=100;
9      initial begin
10         clk <= 0;
11         forever #(CLK_PERIOD/2) clk <= ~clk;
12     end
13
14     initial begin
15         SW <= 2'b0;
16         LEDR <= 3'b0;
17
18         // Init
19         reset <= 1;          @(posedge clk);
20
21         // Calm
22         SW <= 2'b00; @ (posedge clk);
23                     @ (posedge clk);
24                     @ (posedge clk);
25
26         // R to L
27         SW <= 2'b01; @ (posedge clk);
28                     @ (posedge clk);
29                     @ (posedge clk);
30                     @ (posedge clk);
31                     @ (posedge clk);
32                     @ (posedge clk);
33                     @ (posedge clk);
34
35         // L to R
36         SW <= 2'b10; @ (posedge clk);
37                     @ (posedge clk);
38                     @ (posedge clk);
39                     @ (posedge clk);
40                     @ (posedge clk);
41                     @ (posedge clk);
42                     @ (posedge clk);
43                     @ (posedge clk);
44         $stop;    // Pause sim
45     end
46 endmodule
47
```

This is what the wave diagram looks like. The top wave is the clock used, it triggers the positive edge every 0.1ns.

The second wave is the reset input, which is only true for the first clock cycle.

The next 3 lines are the wind pattern inputs with switch inputs.

The last 4 lines are the LED outputs. During each wind pattern, the LEDs cycle through each pre-defined display, shown on the bottom waves.



3. Resource Utilization by Entity

Analysis & Synthesis Resource Utilization by Entity									
<<Filter>>									
	Compilation Hierarchy Node	Combinational ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name
1	DE1_SoC	30 (0)	29 (0)	0	0	67	0	DE1_SoC	work
1	clock_divider.cddiv	26 (26)	26 (26)	0	0	0	0	DE1_SoC clock_divider.cddiv	clock_divider
2	runway.fsm	4 (4)	3 (3)	0	0	0	0	DE1_SoC runway.fsm	runway

4. Misc.

How many hours (estimated) it took to complete this lab in total, including reading, planning, designing, coding, debugging, and testing.

It took around 3 hours to complete this lab.