

CSE 369 Lab 3

Digital Design using FPGAs

Isaac Wu
2360957
October 23, 2024

1. Karnaugh Maps

(a) Discounted

U	P	C	Mark	Discounted
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	X
0	1	0	1	X
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	X
1	1	1	1	X

		UP			
		00	01	11	10
CM	00	0	X	1	0
	01	0	X	1	0
	11	0	1	X	1
	10	0	1	X	1

$$\text{Discounted} = \mathbf{P} + \mathbf{UC}$$

(b) Stolen


U	P	C	Mark	Stolen
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	X
0	1	0	0	X
0	1	0	1	X
0	1	1	0	0
0	1	1	1	X
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X

		UP			
		00	01	11	10
CM	00	1	X	0	1
	01	0	X	X	0
	11	X	X	X	0
	10	0	0	X	1


$$\text{Stolen} = \overline{U}\overline{C}\overline{M} + U\overline{P}\overline{M}$$

2. Circuit Diagrams

(a) Discounted



(b) Stolen



3. ModelSim Simulation


Here is the code for my recognizer circuit. I defined logic variables for U, P, C, and Mark to make it easier to translate the inputs. Then, using the logic calculated using the Karnaugh Maps above, I assigned values to Discounted and Stolen, two logic variables defined above. Then, I assigned the values of Discounted and Stolen to two LEDs to display the output of the calculation.

```
1  /* Top-level module that defines the I/Os for the DE1-Soc board
2  * and the circuit behavior.
3  */
4  module lab3 (
5      output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5,
6      output logic [9:0] LEDR,
7      input logic [3:0] KEY,
8      input logic [9:0] SW
9  );
10
11     // Default values, turns off the HEX displays
12     assign HEX0 = 7'b1111111;
13     assign HEX1 = 7'b1111111;
14     assign HEX2 = 7'b1111111;
15     assign HEX3 = 7'b1111111;
16     assign HEX4 = 7'b1111111;
17     assign HEX5 = 7'b1111111;
18
19     logic U, P, C, Mark, Discounted, Stolen;
20     assign U = SW[3];
21     assign P = SW[2];
22     assign C = SW[1];
23     assign Mark = SW[0];
24
25     assign Discounted = P | (U & C);
26     assign Stolen = (~U & ~C & ~Mark) | (U & ~P & ~Mark);
27
28     assign LEDR[0] = Discounted;
29     assign LEDR[1] = Stolen;
30
31 endmodule // lab3
32
```

This is the code for my test benchmark used to ensure correct functionality from my circuit. This code will run my lab3 module with all 16 combinations of switch inputs.

```
1  module lab3_tb();
2      logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
3      logic [9:0] LEDR;
4      logic [3:0] KEY;
5      logic [9:0] SW;
6
7      // instantiate device under test
8      lab3 dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR, .SW);
9
10     // test input sequence - try all combinations of inputs
11     integer i;
12     initial begin
13         SW[9:4] = 1'b0;
14         for(i = 0; i < 16; i++) begin
15             SW[3:0] = i; #10;
16         end
17     end
18 endmodule // lab3_tb
19
```

This is what my wave diagram looks like. The top 4 waves show the 4 switches alternating to test all 16 combinations. The bottom two waves are the LED output, with LEDR[0] corresponding to if a product is Discounted, and LEDR[1] if a product was stolen.



4. Misc.

How many hours (estimated) it took to complete this lab in total, including reading, planning, designing, coding, debugging, and testing.

It took around 7 hours to complete this lab.