
CSE 369 Lab 3


Digital Design using FPGAs

1. Karnaugh Maps

(a) Discounted




(b) Stolen




2. Circuit Diagrams

(a) Discounted



(b) Stolen



3. ModelSim Simulation

Here is the code for my recognizer circuit. I defined logic variables for U, P, C, and Mark to make it easier to translate the inputs. Then, using the logic calculated using the Karnaugh Maps above, I assigned values to Discounted and Stolen, two logic variables defined above. Then, I assigned the values of Discounted and Stolen to two LEDs to display the output of the calculation.

```
1 2 3
             * Top-level module that defines the I/Os for the DE1-SoC board


    and the circuit behavior.

  4
        ⊟module lab3 (
               output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, output logic [9:0] LEDR, input logic [3:0] KEY, input logic [9:0] SW
  5
  6
7
  8
  9
10
              // Default values, turns off the HEX displays assign HEX0 = 7'b1111111; assign HEX1 = 7'b1111111; assign HEX2 = 7'b1111111; assign HEX3 = 7'b1111111; assign HEX4 = 7'b1111111; assign HEX5 = 7'b1111111;
11
12
13
14
15
16
17
18
19
20
21
22
23
24
               logic U, P, C, Mark, Discounted, Stolen;
assign U = SW[3];
assign P = SW[2];
assign C = SW[1];
               assign C = SW[1]
               assign Mark = SW[0];
25
26
               assign Discounted = P | (U & C);
               assign Stolen = (~U & ~C & ~Mark) | (U & ~P & ~Mark);
27
               assign LEDR[0] = Discounted;
assign LEDR[1] = Stolen;
28
29
30
            endmodule // lab3
31
32
```

This is the code for my test benchmark used to ensure correct functionality from my circuit. This code will run my lab3 module with all 16 combinations of switch inputs.

```
module lab3_tb();
1
2
3
             logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5; logic [9:0] LEDR; logic [3:0] KEY;
             logic [3:0] KEY
logic [9:0] SW;
 6
7
                 instantiate device under test
 8
             lab3 dut (.HEXO, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR, .SW);
10
              // test input sequence - try all combinations of inputs
             force in the sequence - try arriting integer i;
initial begin
   Sw[9:4] = 1'b0;
   for(i = 0; i < 16; i++) begin
   Sw[3:0] = i; #10;
and</pre>
11
12
13
14
15
16
17
18
        ╽
                 end
             end
          endmodule // lab3_tb
```

This is what my wave diagram looks like. The top 4 waves show the 4 switches alternating to test all 16 combinations. The bottom two waves are the LED output, with LEDR[0] corresponding to if a product is Discounted, and LEDR[1] if a product was stolen.



4. Misc.

How many hours (estimated) it took to complete this lab in total, including reading, planning, designing, coding, debugging, and testing.

It took around 7 hours to complete this lab.