# Instruction format-

An instruction is a command given to a computer to perform a specified operation on some given data and the format in which the instruction is specified is known as instruction format.

A computer will usually have a variety of instruction code formats. It is the function of the control unit within the CPU to interpret each instruction code and provide the necessary control function needed to process the instruction.

The format of an instruction is usually depicted in a sectangular box symbolizing the bits of the instruction as they appear in memory worlds or in a control registor. The bits of the instruction are divided into groups called fields. The most common fields found in instruction formats are:

(1)- An operation code field that specifies the operation to be performed.

(2)- An address field that designates a memory address on a processor register.

(3)- A mode field that specifies the way the openand on the effective address is determined.

The operation code field of an instruction is a group of bits that define various processor operations, such as edd, subtract, complement, and shift. The bits that define the mode field of an instruction code specify a variety of alternatives for choosing the operands from the given address. Ex-APB RI. RO. ADD is the operade and RI, RO are the address field.

Operations specified by computer instructions are executed on some data storied in memory on processor registers. Operands residing in memory are specified by their memory address. Operands and residing in processor registers are specified by register address. A register address is a binary number of k bits that defines one of 2k registers in the CPU. Thus a CPU with 16 procedefines one of 2k registers in the CPU. Thus a CPU with 16 proceder

17. Mp

isson registers through ROS will have a register field address field of four bits. The binary number 0101, for example, will designate register RS.

computers may have instructions of several different lengths containing varying number of addresses. The number of address fields in the instruction format of a computer depends on the internal organization of its registers. Most computers will fall into one of three types of CPU organizations:

- (4) Single Accumulator Organization
- (2) General Register Organization
- (3) Stack Organization.

1) Accumulator-Type Organization-

All operations are performed with an implied accumulator oregister. The instruction format in this type of computer uses one address field, i.e., only one operand is specified in the instruction. The other operand is in accumulator. The result is placed in the accumulator. For example, the instruction that specifies an arithmetic addition is defined by an assembly language instruction as

ADD X AC AC+M[X]

where x is the adol ness of the openand. The ADD instruction in this case nesults in the openation AC = AC + M[X]. AC is the accumulation negister and M[X] symbolizes the memory would located at address X.

2) General Register Organization -

The instruction format in this type of computer needs three register address fields. Thus the instruction for an arbithmetic addition may be written as

ADD RJ, R2, R3 RJ - R2 + R3

The number of address fields in the instruction can be reduced from three to two if the destination register is the same as one of the source registers. Thus the instruction

ADD RI, R2 RJ + RJ + R2

Only registers addresses needs be specified in the instruction.

Computers with multiple perocesson registers use the move instruction with a mnemonic mov to symbolize a transfer instsuction. Thus the instruction

MOV RI, R2 RI - R2

The triansfer type instructions need two address fields to specify the source and destination. General type organization computers employ two on most there address fields in their instruction format. Each address field may specify a processor register DA memory world. An instruction symbolized by

ADD RJ, X RJ - RJ + M[X].

It has two address field, one for register RI and the other bost the memory address X:

(3) Stack Organization -

Stock organized machine do not contain any eccumulator on general purpose organisters. Computers with slock onganization would have push and POP operations which require an address field. Thus the instruction

PUSH X TOP - MEX] will bush the world at address x to the top of the stack-The stack pointer is updated automatically. Operation type instructions do not need an address field in stack organized combuters. Ellis is because the operation is performed on the two items that that are on the top of the stack. The instruction

ADD

in a stack computer consists of an operation code only with no enddress field. This operation has the effect of poping the two items from top of the stack, adding the numbers, and pushing the sum into the stock. There is no need to specify operands with an address field since all operands one implied to be in the stack.

Example-To illustrate the influence of the number of addresse on computer, we will evaluate the withmetic statement

X = (A+B) + (C+D)

using zero, one, two or three address instructions. The symbi

which have been used for a withmetic operation operations. Oute ADD, SUB, MUL and DIV. Mov is for transfer type operations; and LOAD and STORE are for transfers to and from memory and accumulator register. It is assumed that the operands are in memory addresses A, B, c and D and the result must be stored in memory at address x.

1) Three Address Instructions: -

Computers with three-address instruction formats can use each address field to specify either a processor register or a memory operand. The program in assembly language that evaluates x = (A+B)\*(C+D) is shown below

ADD R1, A, B R1  $\leftarrow$  M[A] + M[B] ADD R2, C, D R2  $\leftarrow$  M[C] + M[D] MUL X, R, R2 M[X]  $\leftarrow$  R1 + R2

It is assumed that computer has two processors registers RI and R2. The symbol MAI denotes the operand at memory address embolized by A

address symbolized by A.

The advantage of the three address format is that it should in short programs when evaluating arithmetic expressions. The disadvantage is that the binary-coded instructions require too many bits to specify three addresses.

#### (2) Two-address Instructions -

Two address instructions are the most common in commercial computers. Here again each address can specify either a priocesson register on a memory world.

RI CAIM FAI. R1, A MOV RI + RI+MBJ RI, B  $\mathtt{ADD}$ RZE M[C] R2, C MOV R2 < R2 + M[D] R2, D ADDRJ & RJ \* R2 R1, R2 MUL  $M[X] \leftarrow RI$ mov x, RI

(3)

The MOV instruction moves on transfer the operands to and from processon registers. The first symbol listed in an instruction is assumed to be a both a source and the destination where the result of the operation is transferred.

(3) One Address Instruction -

One address instruction use an implied accumulators (AC) register for all data manipulation. For multiplication and division there is a need for a second register. However, here we will neglect the second register and assume that the AC contains the result of all operations.

AC <- M[A] LOAD AC LACHBM[B] ADD O M[T] + AC STORE T AC < M[C] LOAD AC < AC+MED ADD AC + AC \* MLT] MUL T STORE M[X] + AC

and a memory operand. T's the address of temporary memory to cation required for storing the intermediate resul

## (4)-Ze910 Addstess Instructions-

A stack organized computer does not use an address field for the instructions ADD and MUL. The push and pop instructions, however, need an address field to specify the operand that communicates with the stack. The following program shows how X = (A+B) \* (C+D) will be written for a stack organized computer. (TOS stands for top of stack).

PUSH TOS ← A PUSH B Tos ← & ADD. TOS < (4+B) PUSH C TOS < C . PUSH 705 + D ADD. TOS < (C+D) MUL TOS ← (C+D) \* (A+B) POP X 20T > EXIM

To evaluate avithmetic operations in a stack computer, it is necessary to convert the expression into severse polish notation. The name zero address given to this type of computer because of the absence of an address field in the computational instructions.

(A+B) \* (C+D) AB+ \* CD+ AB+ CD+\* Control Design-

A processor unit is separated into two parts: Data processing unit and control unit. The data processing unit is a collection of functional units capable of performing certain operations on data, where as control unit issues control signals to the data processing part to perform operations on data. These control signals selects the functions to be performed at specific times and route the data through the appropriate functional units.

Fundamental Concepts:

The primary function of a processor unit is to execute sequence of instructions stored in a memory, which is external to processor unit. The sequence of operations involved in processing an instruction constitutes an instruction cycle, which can be subdivided into three major phases:

Fetch cycle, cleeode cycle and execute cycle, which can be subdivided

To perform fetch, alecade and execute cycles the processor unit has to perform set of operations called

microoperations.

Operand fetch cycle

Execute Cycle

Start

Fetch the next
instruction

Decode the
instruction

Operand
Fetch cycle

Execute Cycle


Execute Instruction

Execute Instruction


(a) Fetch Cycle-

When a priogram is executed, the priogram counter (PC) in the CPU is set to the address of the first instruction in the program. This address is then transferred to memory address register (MAR).

The instruction from the memory is fetched and its op-code part is loaded into the instruction register (IR). The operand is placed in MAR. The op-code is then decoded by the instruction decoder to determine as to what is to be done: The cu initiates the required signals for the ALU and the registers to carry out the required operation. The contents of PC are automatically incremented to point to the next instruction.



(b) Execution Cycle—
Once an instruction has been fetched and decoded,
the instruction execution cycle begins by transferving the
required data from the address indicated by MAR. The
operation specified by the op-code is then performed on
this data in the ALU.



(1) Register Transfers:
"It is defined as the transfer of data between the registers through a common bus."




Fig: Input and Output gating for the registers

The tolansfer between registers and common bus is shown with annow heads. But in actual practice, each register has input and output gating and these gates are controlled by conversionaling control signals.

Performing an Arithmetic or Logic Operation-

The following figure shows the internal organization of the processor. It mainly consists of a processor bus and diffevent registers to show how they are organized and interconnected. The data and address lines of the external memory bus are connected to the processor bus via data riggister and address riggister (AR). Data can be loaded into DR from processor bus as well as memory bus. Also, the data storted in DR can be blaced on either of the bus. The input of the address sugister is connected to the processor bus and its output is connected the memory bus. The instruction decoder and control lugic is connected to the memory bus by means of control line.




Fig: Bus Organization of CPU Before execution, the instruction can perform one or more of the following operations: a world of data is transferred from one processor register

another on to the ALU.

- (ii) The Hesult is storted in a priocessor register after performing an arithmetic on logic operation.
- (iii) When required, the contents of a given memory location can be fetched and loaded into a processor register.

(iv) The data from the processor register can be stored into a given memory location.

Asuthmetic and logic operations are performed by a withmetic and logic unit (ALU) that has no internal storage element. It performs the arithmetic or logical operations on two operands. The two inputs to the ALU is A and B and hence the two operands must be available at the two inputs of the ALU simultaneously. The result of the operation performed by ALU is storied temporarily in register z. To add the contents of RI to those of R2 and storied the result in R3, the addition operation can be written as

#### R3 + R1 + R2

To perform this operation, the output of register RI is enabled and the content of RI is transferred to input A of the ALU. Similarly, the contents of RI is transferred at input B of the ALU. The addition function performed by the ALU depends on the signals applied to its control lines. After performing the operation, the result is transferred into the register Z and then the result is transferred to the destination register. R3 by enabling its input line.

Fetching a world from memory-

To fetch a woold of information forom memory, the cpu has to specify the memory location where that particular information is storied in the memory. The processor transfers that nequired address into the AR. The output of the data negiste (DR) is connected to the memory bus. The control lines of the memory bus is used to indicate the memory read operation. Once the nequired data is transferred to the data negister from memory, they can be transferred into one of the processor negisters

Let the Heard operation be the instruction to move the contents of a memory location storted in Hegister Ro to the tegister R2. The sequence of operations performed are as follows:

- (1) The memory address storted in RO is transferred to the oddners register AR as AR — [RO].
- 2) A read operation is required to read the contents of AR.
- 3) Wait for control signals response.
- 4) The data from memory bus is transferred into data register.
- 5) Finally, the data from DR is transferred to the register R2.

storing a world in Memory-


To store a world in any memory location, the desired address of the memory location is first loaded into the address register (AR). Then, the data would to be written at the specified address by AR is loaded into the data register (DR) and the processor issued a write command. After this the data from the data register (DR) is stored at the address specified by AR.

Let the clata to be storted in memory is in riggister R2 and the register R0 specifies the address location where the data has to be storted. The write operation requires the following sequence.

- (1)- The memory address from Ro is transferred into AR i.e. AR [RO].
- (2). The data world from R2 is placed into DR as DR < [R2] and enables the write operation signal.
- (3) The data woord is then triansferred at the specified address and wait for the control signal.

#### Handwined Control Unit-


When the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be hardwired. Logic gates, flip-flops, decoders and other



Pig: Mardwined control Unit

digital circuite are used to implement hardwired control organization. As the name suggests, if the design has to be modified or changed, a hardwired control requires changes in the wring among the various components. The block diagram of hardwired control unit is shown in above figure.

consider a case when sequence counters is incremented to provide Himing signals of To, T1. T2, T3 and T4 in sequence and at time T4, sequence counter sc is cleared to 0 if decoder output D3 is active.



This timing diagram as shown in the figure can be sym-.

D3T4: SC ← O

Initially the CLR input of the sequence counter is active and 8c suspends to positive transition of the clock, SC clears to 0 and timing signal To activates and remains active during one clock cycle. SC is incremented with every positive transition runless the clear input becomes active, which produces the sequence as To, TI, T2, T3, T4 and so son. This timing signal will continue upto Tis and back to To, it sequence counter is not cleared. The timing diagram for D3T4: SC 0 is shown in above diagram. The figure shows how SC is cleared when D3T4 = 1. At the end of the timing signal T2 the output D3 from decoder becomes active. When timing signal T4 becomes active, the sequence counter cleared to 0 which causes the timing signal To to become active instead of T5 which would be active signal if sequence counter is incremented instead of cleared.

There are four simplified and systematic method for

the design of handwined controllers:

(i) State table method on one-hot method:

It is the standard algorithm approach to sequential circuit design.

ji) Delay element method: >
yt is a heceristic method based on the use of clocked delay elements for control signal timing.

iii) Sequence counteri Method: ...

iv). PLA (Pologolammable Logic Admay): of uses pologolammable logic anology. Michophogram control Unit-

"The control cun't which generates control signals according to microprogram rather than using hordware is called a microprogrammed control unit."

Micopopopopolamming is a second alternative for designing the control unit of a oligital computer. The control function that specifies a micopoperation is a binary variable. When it is in one binary state, the consesponding micopoperation is executed. The control variable in opposite binary state does not change the state of the registers in the systems.

Every instruction in a processor is implemented by a sequence of one or more sets of concurrent microoperations. Each microoperation is associated with a specific set of control lines which, when activated, causes that microoperation to take place. Since the number of instructions and control lines is often in the hundreds, the complexity of hardwired control unit is vow high. Thus it is very costly and difficult to design.

A computer that employed a microprogrammed control will have two expands memories: a control memory and a main memory. The main memory is available to the user for storing the programs. The contents of main memory after may alle when the data are manipulated and every time that the program is changed. On the other hand control memory holds a fixed microprogram that cannot be altered by the occasional user. The microprogram consists of microinstructions that specify various microprogram consists of microinstructions that specify various microprogram controls for execution of register microoperations. Each microinstruction initiates a series of microinstructions in control the microinstruction from main memory; to evaluate the effective address, to execute the operation specified by the instruction, and to the next instruction to the fetch phase in order to repeat the cycle for the next instruction.

The block dragnam of a microprogrammed control wit is shown in the figure. The control memory is assumed to be a ROM, within which all control information is termanently stored. The control memory address enegister specifies the address of the, microinstruction and the control data negister holds the microinst

entrol world that specifies one or more micropherations for the data processor. Once these operations are executed, the control must determine the address of next instruction. The location of the next microinstruction may be the one next in sequence, or it may be located somewhere else in the control memory for this reason it is necessary to use some bits of the present microinst ruction to control the generation of the address of the next microinst ruction. The next address may also be a function of external input conditions. While the microoperations are being executed, the next address is computed in the next address generator excuted, and then transferred into the control address register to read the next microinstruction.




Fig: Microprogrammed control Organization

The next address generator is sometimes called a micropriogram sequencer, as it determines the address sequence at that
is read from the control memory. The address of the next micro
instruction can be specified by several ways, depending on the
sequencer inputs. Typical functions of a microprogram sequencer
are:

(i) incrementing the control address register by one.

(ii) Loading into control address register an address from control memory.

(iii) transferring an external address.

(iv) loading an initial address to start the control operations.

# Advantage of Microphogrammed control!

(1)-9t simplifies the design of control unit.

(2)- Control functions are implemented in software rather than havid wavie.

(0)

(3)- The design process is orderely and systematic.

(4). Morre flexible, can be changed to accompodate new system specifications on to connect the design ennous quickly.

(5)- complex function such as floating point withmetic can be nealized efficiently

## Disadvantage of Microprogrammed Control!

1. A microphighammed control unit is somewhat slower than the handwined control unit, because time nequined to access the microinstruction brom control memory (cm).

2. The Hexibility is achieved at some extra handware cost due

to the control memory and its access circuitry.

## comparison Between Hardwined and Micoropropriammed Control

Characteristics	Handwined Control	Місторноднамиед (вы
Speed	Fast	Slow
Implementation	Hardware	software.
flexibility	No flexibility	More Hexibility
Design Polocese	Difficult	Easy
Memory	No memory used	RAM & ROM Used
chip Asiea Efficiency	less avea	mose asea
Ability to support operating system	very Difficult	Easy
Ability to handle		
longe/complex instruction sets	some what difficult	Easy

#### D Michoinstauction -

"An instruction that control the data flow and sequencing in a processor at a more fundamental level than machine instruction is known as microinstruction."

A microinstruction is an instruction in a microprogram. It is the most elementary computer operation that can take place out example, moving a bit from one register to another. It takes several microinstructions to carry out one machine instruction. Each world in the control memory control contains within it, is a microinstruction and a sequence of microinstruction constitutes a microprogram.

A micro instruction usually consists of four parts:

- (i) Micorooperation fields designated as F1, F2, F3.
- (ii) Condition for branching (CD)
- (iii) Branch field (BR)
- (iv) Address field (AD)

3	<u>,</u> 2	<u>. 3</u>	2	. 2	7	· · ·
FJ.	F2	F3	CA	BR	4A	

Aig: Microinstruction format (20 bits)

Aguse shows the formats for 20-bit microinstruction, which is divided into fown functional parts. The fields F1, F2, and F3. each of 8-bits specify microoperations to be performed. The three Lits of each field one encoded to specify seven obstinct microoperations, which gives a total of 21 microoperations. If the control word needs to specify only one microoperation microoperation, then other two fields of microoperations have the binary value voo. for example, let us consider a microinstruction that can specify two microoperations from F1 and F3 and none from F2 as.

and 
$$PC \leftarrow AR$$
 with  $F3 = 00J$ 

Thus, the nine bits of the microoperations field will, be 001000110. Also two or more conflicting microoperations cannot be specified simultaneously. For example, a microoperation field 010 001 000 specifies the operation to clear Ac to 0 and subtract the content of DR from AC at the same time, and hence no meaning.

All transfer-type microoperation use five letters, where plast two letters specifies the destination register and the third letter is Talways.

Symbols and Binary Code for Microinstruction field

Dans and	Divord code for wicholing	buchen Held
<u>tı</u>	Michodovation	Symbol
000	None	NOP
.001	ACE ACT DR	ADD
010	AC < O	CLRAC
011	AC < AC+1	INCAC
100	AC LDR	DRTAC
101	AR < DR	DRTAR
110	AR < PC	PCTAR
111	M[AR] < DR	WRITE
F2_	Michoperation	Symbol
000	None	NOP
001	AC + AC-DR	SUB
010	ACK ACVDR	or ;
011	AC + AC1 DR	AND
100	DR + MEAR]	READ
101	DREAC	ACTOR
110	DR < DR+1	INCDR
111		PCTDR
	DR (0-10) < PC	
<u>F3</u>	Microoperation	Symbol
. 000	None	NOP

<u>F3</u>	Microperation	Symbol
000	None	NOP
0 0.7	AC CAC DDR	XOR .
010	AC & AC	com
0 11	Ae ← shlac	SHL
100	AC < shan AC	SHR
101	PC < PC+1	INCPC
110	PC ← AR	ARTIPC
111	Reserved	

11 10 01 00	Condition Always = 1 DR (15) A (15) AC = 0	Symbol  Unconditional Branch  Indirect Adobtes Bit  Sign bit of Ac  Zeno value in Ac
BR 00	Symbol JMP CALL	Function  CAR  AD if condition=1  CAR  CAR + 1 if condition=0  CAR  AD, SBR  CAR + 1  if condition=1  CAR  CAR  CAR  CAR  CAR  CAR  CAR  CAR
10	RET, MAP	CAR < SBR (Return from subroutine)  CAR (2-5) + DR(11-14), CAR(0,1,6) + 0
		•

Applications of Microphogramming!

The various applications of microperopriamming one:

- (1) Realization of Computers
- (2) Emulation
- (3) Operating System Support
- (4) Microdiagnostics
- (5). User failoring

Techniques foor Governing of control signals:

The grouping of control signals can be done either by using technique called vertical organization or bytusing technique called horizontal organization. Highly encoded scheme that use compact codes to specify only a small number of control functions in each microinstructions are referred to as vertical organization. On the other hand, the minimally encoded scheme, in which resources can be controlled with a single instruction is called a horizontal organization.

S.No.	Horizontal	<u>vertical</u>
1.	Long fooimat	shoot boomat
2.	Ability to exposess a	Limited ability to express
	* high dequee of parallelism	Limited ability to express parallel microoperations
3.	little encoding of the	considerable encoding of
	title encoding of the eontrol information	Considerable encoding of. the control information.
4	Useful when higher operating- speed is desired	slower operating speed.
-	speed is desirted	1 = 1-1-1

The advantage and disadvantage of horrizontal and vertical organization can be summarized as follows:

- 1. The horizontal organization approach is suitable when operating speed of computer is a critical factor and where the machine structure allows parallel usage of a number of resources.
- 2. Vertical approach results in slower operational speed but less bits are required in the microinstruction.
- 3. In rentical approach the significant factor is the reduced requirement for the parallel handware required to handle the execution of microinstructions.

Micropaggam Sequencer:-

"The circuit that selects the address of next microinsburction in microprogrammed control unit is known as microprogram sequences."

The basic components of a micropologrammed control will one the control unit and the circuit that select the next address. The address selection pout is called a micropriogram sequencer. The purpose of the micropriogram sequencer is to present an address to the control memory so that a microinstruction may be read and executed. The next address. logic of the sequencer determines the specific address sowice to be loaded into the control address




Fig: Block diagram of Microprogram Sequences register. The choice of the address source is guided by the next-address information bits that the sequences secures from the present microinstruction.

Shown in above figure. The control memory is included in the diagram to show the interaction between the sequencer and the memory attached to it. There are two multiplexers in the circuit. The first multiplexer selects an address from one of four sources and routes into a control address register CAR. The second multiplexer tests the value of a selected status bit and the result of the test is applied to an input logic circuit. The output

forom CAR polovicles the address for the control memory. The content of CAR is incremented and applied to one of the multiplex. en inputs and to the subsoultne siegister (SBR). The other three inputs to the multiplexen number A come forom the address field of the present microinstruction from the output of SBR, and from an external source that maps the instruction. Although, the dia gram shows a single subsouline register, a typical sequencer will have four to eight levels deeps. In this way, a number of subsouting can be active at the same time. A push and pop operation, in conjunction with a stack pointer, stores and retrieves the retroin address during the call and return microinstructions.

The CD (condition) field of the microinstruction selects one of the status bits in the second multiplexen. If the bit selected is equal to 1, the T (test) variable is equal to 1; otherwise it is equal to 0. The T value together with the two bits from the BR (branch) field go to an input logic circuit. The input logic into a particula sequences will determine the type of operations that are available in the unit Typical sequences operations are: increment, branch, original call and return from subroutine, load an external address, push or pop the whick and, and other address sequencing operations that are available in the unit. With three inputs, the sequencer can provide upto eight address sequencing operations.

The input logic circuit has theree inputs, Io, II and T, and three outputs so, si and L, Variables so and Si select one of the source addresses of CAR. Variable L enables the load input in SBR. The binary values in the two selection po variables determine the pol In the muttiplexer. For example, with Siso=10, multiplexer input num ber Bis selected and establishes a totansfert bath Grom SBR to CAR. Each of the four inputs as well as the output of MUXA contains a 7-bit address.

The touth table for the input logic circuit is shown in the table. Inputs I and Io are identical to the bit values in the BR field. The bit values for s, and so are determined from the state function and the path in the multiplexer that establishes the requir to another. The substoutine stegister is loaded with the incremented value of CAR during a CALL microinstruction (BR = 01) provided that the status bit condition is satisfied (T=1). The touth table can be

used to obtain the simplified boolean functions for the input logic circuit.

 $S_1 = I_1$   $S_0 = I_1I_0 + I_1'T$  $L = I_1'I_0T$ 

BR	field	Input I, Io T	MUX A Si So	Load SBR
O,	0	0 0 0	0 0.	0
0	O .	0 0 1	0 1	<b>O</b>
. 0	1	0 1 0	00	0
0	1	0 1 1	0 1	1
1	Q.	1 O X	10	0
1_	1	1 1 ×	1 1	O .

Table: Input legic touth table for Microprogram Sequencer

) Wide-Branch Addressing-

As the number of brianches increases, generalized coldress for each branch becomes difficult. To handle this type of situations, the best and the simple way is to use programmable logic Array (PLA) to generate the required branch address. and this way of generating the branch address is known as wide branch addressing. In this method, the op-code of the instruction is branch addressing. In this method, the op-code of the instruction is branchated into the starting address of the corresponding micro-siculfine. The obcode bits of the instruction register (IR) is connected as inputs to PLA, hence PLA acts as a decoder and outputs the address of the desired micro-outine.

4) Priefetching Microinstructions:

The disadvantage of the micropologonammed control is that it leads to slower operating speed because of the time it takes to fetch the microinstructions from the control memory. This problem can be removed and faster operation can be achieved it the next microinstruction is prefetched while other microinstruction is being executed. Thus the execution can be overlapped with the fetch time.

Sometimes, the address of the next microinstruction is determined from the status flags and from the result of the currently executed microinstruction. In such cases prefetching of micro-instruction occasionally prefetches a wrong microinstruction. So, in such cases, the fetch must be repeated with the correct adoless, which requires more complex hardware. Eventhough, this difficulty the prefetching technique is oftenly used to increase instruction execution speed.

# (5) Microinstauction with Next-Address Field:

The micropagaram stequistes several microinstruction these microinstructions perform no useful operation in the clate path. They are needed only to determine the address of next path. They are needed only to determine the address of next actions of control memory contains a set of bits to initiate microperations in computer registers are other that to the first make the method by which the next address obtains the control address register receives the address from four sources (status flags, instruction register, condition codes, and next address). The branching is achieved by specifying the branch address in one of the fields of the microinstruction to select a specifying status bit in order to determine its condition. An external address is transferred into control memory via a mathing logic circuit. The return address from a subsocutive is stored in a special register whose value is then used when the microprogram contains to return from the subsocutive.

The next address bits are feed through the or gates to the micro enddress negister (MAR), so that the address can be modified on the basis of the data in the IR, status flags and condition codes. The decoding circuit is used to generate the starting address of a given microscoutine on the basis of the openerate in the IR.



Processon Organization-

The pool of the computer that performs the bulk of data-processing operations is called the central processing unitarial is referred to as the CPU. The CPU is made up of three major parts as shown in the figure.

(i) Register Set: stories intermediate data used during the exe-

ention of the instructions.

(ii) Asuthmetic Logic Unit (ALU): performs the required microoperations for executing the instructions.

(iii) Control Unit: supervises the transfer of information among the registers and instructs the ALU as to which operation to perform.




Fig: Major components of CPU

The CPU performs a variety of functions dictated by the type of instructions that are incorporated in the computer computer and itecture is sometimes defined as computer structure and behaviour as seen by the programmer that uses machine language instructions. This includes the instruction formats, add-ressing modes, the instruction set, and the general organization of the CPU registers.

From the designer's point of view, the computer instruction set provides the specifications for the design of the CPU. The design of the CPU is a task that in large part choosing the hardware for implementing the machine instructions. · Components of CPU-

is builtare as follows:

Duses: In osider to communicate with memory, a processor needs three types of connections data, address and control. The data lines are sused to send or to receive data from memory. There is an individual connection or wire for each bit of data.

The address lines are controlled by the processor and are used to specify which memory location the processor wants to communicate with. The address is an unsigned binary integer that identifies a unique location where data elements are to be stored or retrieved.

The contoid lines consists of the signals that manages the transfer of data.

By using a bus, the processor can communicate with exactly one device at a time even though it is physically connected to many devices. If only one device on the bus is enable at a time, the processor can perform a successful data brander. If two devices are trued to drive the data lines simultaneously, the result will be data lost called bus connection.

2) Registers: The register is a storage device device that is used to store worlds. The registers are used to transfer data and are also used for some microoperations. The registers group is some times called scratch pad memory.

Different CPU riegisters arie:

- i) Accumulation: A priocesson register (AC) is required for doing operations on data. This registers holds data on which addition, subtraction, shift and logical operations are to be corried out. The result of an arithmetic and logical operations are automatically stored in the accumulator.
- ii) Priogram Counter (PC) It deals with the order of the execution of instructions. It holds the address of the next instruction to be executed. Thus, it ack as a pointer which points to the memory location where the next instruction is storted.

- temposiary data generated during processing.
- tructions is called instruction register. The instruction real from the memory is to be placed in some register known as instruction register.
- (V) <u>Data Register (DR)</u> Register used to hold data (operand) near from memory.
- (vi) Adolyess Register (AR) Register used to hold date the address of memory would.
- (Vii) INPR!-Input register will hold/ receives data from an input device.
- (viii) OUTR: It holds the data that need to be sent to outset devices
- (3) Flags: There are number of indicators known as flags that shows the processor's status. Most of these flags represent the result of last operations. For example, the addition of two numbers might produce a negative sign, an overflow, a carry, or a value of zero.

These flags are represented by a single bit such as if the result of an addition is negative, the sign flag would set to 1. If the result was not a negative number (zero, or greater than zero), the sign flag would equal to 0.

the flag stepister on the processon status register. Since the value stored in these flags are in the form of bit which are an outcome of an arithmetic on logical operation, and hence the flag registers are connected to mathematical unit of a processor.

(4) Stacks: - During the execution of operation, there are number of times when the processor needs to use a temporary memory to store different data values so that they can be used again when required. Every processor has a finite number of registers but if an application needs more registers than available, the register's values that are not needed immediately by processor processor can be storted in the temporary memory. Also, when

a perocessor needs to jump to a subsoutine on function, it needs to remember the instruction from where it jumped so that it can retruin back to the same place when the subsoutine is completed. Hence, the retruin address must be stored and this retruin address one generally stored in this temporary memory. This temporary memory is known as stack.

The stack is a block of memory locations reserved to function as temporary memory. When a processor puts a piece of data, on the top of the stack, the data below it cannot be removed until the data above it is removed. This type of memory location is referred as "Last-In-first-Out" on LIFO.


5) I/O Ports! Input/Output posts, referred as I/O ports, is any connections that exists between the processor and its external elevices. Some I/O devices are directly connected to the memory bus. Sending data to the post is done by storing data to a memory enderses and relocieving data from post is done by reading from a memory address.

Single Accumulaton Onganization -

Earlier when the hardware were very expensive, the processon was designed usually as a single address machine with accumulators. The accumulator is used to store operand for the instriuctions. It is used for storing result and for doing operations on the content of the accumulator. Thus, accumulator used as source foor the operands as well as the destination foor stooking the result of the operations performed on its content. Thus, PA accumulate datas. The accumulator based organization system greaults in greduced size of instaurction, since the instaurction contains only one open and address and the other open and is in accumulator Itself. After performing the operations the result is sloved in the erecumulatori. Thus, these accumulator based organization systems are also known as 1- address machine, since only one address as specified in the postsurction. But there can be only one on limited numbers of accumulatous in the CPU that affects the perfoevaluated containing many different terms.

General Register Organization-

Memony locations are needed for storing pointers, counter interesting endorsesses, temporary result, and partial products during multiplications. Having to refer to memory locations for such applications is time consuming because memory access is the most time consuming operation in a computer. It is more convenient and more efficient to store these intermediate values in processor registers. When large number of cap registers are included in the cap. It is most efficient to connect them through a common bus system.



SELA SELB SELD OPR

Fig!b-Control Word

Fig: Register set with Common ALU

A bus organization for seven cou registers is shown in the figure. The output of each register is connected to two multiplexeus (MUX) to form the two buses A and B. The selection lines in each multiplexers select one register on the input data for the particular bus. The A and B buses from the inputs to a common outfinetic logic unit (ALV). The operation selected in ALV determines the authorities on logic microoperation that is to be performed. this Heault of the microoperation is available for output data and also goes into the inputs of all elegisteers. The elegisteen that succeives the information from the output bus is selected by a decoder The decoder activates one of the register load inputs, thus providing a triansfer path between the data in the output bus and the inputs of the selected destination registers.

The control unit that expanates the epu bers system disjects the information flow through the registers and ALU By selecting the various components in the system, for example, to

perform the operation

the control must provide binary selection variable to the following selector inputs:

(1)-MUX A Selector (SELA): to place the contents of R2 in bus A.

(2)- MUX B selector (SELB): to place the contents of R3 into bus B.

(3)- ALU operation selectors (OPR): to provide the arithmetic addition

(4) - Decoder destination selection (SELD): to tolansfer the content of

output bus into R1.

The four control selection variables are generated in the control unit and must be available at the beginning of a clock cycle. The data from the two source registers peropagate through the gates in the multiplexens and the ALU, to the output bus, and into the inputs of the destination negister, all during the clock extell interval. Then when the next clock triansition occurs, the binary information from the output bus is terconstened into RJ.

#### Control Mond:

There are 14 binary selection inputs in the unit and blair combined value specifies a control would. The control would consists of 4 fields. Three fields contains 3 bits each, and one field has five bits. The three bits of SELA select a source register for the A input of the ALU. The three bits of SELB select a register for the B input of the ALU. The three bits of SELD select a destination register using the decoder and its seven load outputs. The five bits of OPR select one of the operations in the ALU. The 11-bit control would when applied to the selection inputs specify a particular microoperation.

The encoding of the negister selection is specified in

the following table.

Binary Code	SELA	SELB	SEL D
000	Input	Input	None
100	R.I	RJ	R1
010	R2	R2.	R2_
011	R3	<b>R</b> 3	R3
100	· R4	R4	R4 :
101	R5 (	RS '	. R5
110	RG	R6	R6
111	- R7	R7	R*

Table: Encoding of Register Selection fields

When SELA ON SELB is 000, the compressionaling multiplexen selects the external input data. When SELD = 000, no destination signification segister is selected and the content of the output bus one available in the external output.

· · · · · ·	· · · · · · · · · · · · · · · · · · ·	•	·
OPR	Operation )	Symbol	•
00000	Totansfer A	TSFA	
10000	Incolement A	INCA	:
00010	Addition	ADD	Table:
000101	subtraction	SUB	Encoding of
00710	Decolement A	DECA	: () .~
01000	AND A and B	AND	ALU Operations
01010	OR A and B	OR	
01100	XOR A and B	XOR	
01110	Complement A	COMA	;
10000	Shift right A	SHRA	
11000	SWH LIT A	SHLA	· · · · · · · · · · · · · · · · · · ·

The opp field has five bits and each operation is designated with a symbol name.

Let the micolooperation given by the statement is  $RI \leftarrow R4 \ \Lambda \ R5$ 

This statement specifies R4 for the input A of ALU, R5 for the B input of ALU and R1 as the destination register. The microoperation to be performed is AND operation between R4 and R5. The control would for the above statement will be as follows

SELA	SELB	SELD	OPR
R4	RS	R1	AND
100	Loi	001	0.1000

Thus, the control world is 100101 001 01000.

Stack Ongovization-

the insertion on deletion of an item to occur only at one end.

The stack is also known as last-in, first-out (LIFO) list. A stack is a storage device that stores information in such a manner that the item stored last is the first item retrieved. The operation of a stack can be compared to a stack of trays. The last bray placed on top of the stack is the first to be taken off.


The stack in digital computers is essentially a memory unit with an address sugister that can count only (after an initial value is loaded into it). The sugister that holds the address for the stack is called a stack pointer (SP) because its value always points at the top item in the stack.

The two operations of stacks are the insertion and deletion of items. The operation of insertion is called push operation because it can be thought of as the result of bushing a new item on top. The operation of deletion is called bob because it can be thought as the result of removing an item so that the stack popules. However, nothing is bushed or popped in a computer stack. These operations are simulated by incrementing or decrementing the stack pointer register.

Register Stack.

A stack can be placed in a position of a large memory on, it can be organized as a collection of a finite number of memory worlds. The figure shows the organization of a 64 world register stack. The stack pointer contains a binary number whose value is equal to the address of the world, that is consently on the top of the stack. Three items are placed in the stack: A, e, and c. I tem c is on top of the stack so that the contents of spis nows. To remove the top item the stack is popped by reading the memory world at address 3, and decrementing the contents of sp. I tems on top of stack since sp holds address 2. To insort a new item, the stack is pushed by incrementing sp and writing a woord in the next higher location in the stack.

\* Note that the item c has been read out but not physically remove



In a 61-world stack, the stack pointer contains 6 bits because 26 = 64. Since SP has only six bits, it cannot exceed a number greater than 63 (19111 in binary). When 63 is incremente by 1, the result is 0 since 11111+1 = 1000000 in binary but spean accomposate only the six least significant bits. Similarly when

0.00000 is decomented by 1, the result is 111111. The one-bit step is full, and one-bit register full is set to 1 when the stack is full, and one-bit register EMPTY is set to 1 when the stack is empty of items. DR is the data register that holds the binary data to be written into on head out of the stack.

Initially, SP is cleared to 0, EMPTY is set to 1, and full is cleared to 0, so that SP points to the world at address 0 and the and the stack pointer points to the world at address 0 and the stock is marked empty and not fall. If the stack is not full (if full = 0), a new item is inserted with a push operation.

SP < SP + 1 Increment stack Pointers

M[SP] < DR Write Item on top of stack

if (SP=0) then (FULLE) Check if stack is fell.

EMPTY < 0 Mark the stack not empty.

The stack pointer is incremented so that it points to the address of the next higher world. A memory write operation inserts the world from DR from DR into the top of the stack. The first item stored in the stack is at address 1. The last item is stored at address 0. If SP reaches to zero, the stack is full of items, so that full is set to 1. This condition is reached, if top item prior to the last push was in location 63 and, after incrementing SP, the last item is stored in 0. Once an item is stored in 0, there are no more empty registers in the stack. If an item is written back in the stack, obviously the stack cannot be empty, so EMPTY is cleared to 0.

A new item is deleted from the stack if the stack is not empty (if EMPTY = 0). The pop operation consists of the following sequence of microoperations:

DR 
MESPJ

Read item from the top of the stack

SP 
SP 
SP 
SP 
SP 
Decrement Stack pointer

if (SP = 0) then (EMPTY = 1) Check if stack is empty.


Mark the stack not feel.

The top item is read from the stack into DR. The SP is then decremented. It its value reaches zero, the stack is empty.

so EMPTY is set to 1. This condition is heached if the item head was in location 1. Once this item is head out sp is dechemented and heaches the value 0, which is the initial value of sp.

Memory Stack-

A stack can also be implemented in a random-access memory attached to a cpu. The implementation of a stack in the cpu is alone by assigning a position of memory to a stack operation and using a processor register as a stack pointer. The figure shows a position of computer memory partionted into three segments: program, clata and stack. The program counter(PC) points at the memory location of the next instruction in the program The adoless register (AR) points at an array of data. The stack pointer (SP) points at the top of the stack. The three registers are connected to a common addressing bus, either one can provide an address for memory. At is used during the fetch phase to read an instruction sp is used to peech and pob items into or from the stack. AR is used during the execute phase to read an open rand.



The initial value of SP is 4001 and the stack grows with decreasing addresses. Thus the first item stored in the stack is atachness 4000, the second item is stored at address 8999, and the last address that can be used for the stack is 8000. No provisions are available for the stack limits checks.

It is assumed that the items in the stack communicate with a data neglisten DR. A new item is insented with the push

operation as follows:

#### SP & SP-J M[SP] & DR

address of the next world. A memory write operation inserts the world forom DR into the top of the value. A new item is deleted with a pop operation as follows:

#### DREMESPJ SPESP+1

pointer is then incremented to point at the next item in the stack.

Most computer do not provide hardware to check for stack overflow (full stack) or underflow (empty stack). The stack limits can be checked by using two processor registers: one to hold the upper limit (2000 in this case) and the other to hold the lower limit (4001 limit (2000 in this case) and the other to hold the lower limit (4001 limit (2000). After a push operation, 3P is compared with the limit register, and after a pob-operation SP is compared with the lower limit register.

The two microoperations needed for either the bush or pop are (1) an access to memory through SP, and (2) updating SP.

Reverse Polish Notation
A stack organization is very effective for evaluating arithmetic expressions. The common mathematical method of writing arithmetic expressions introduces difficulties when evaluated by a computer. The common arithmetic expressions are written in infix notation, when each operator written between the operands. Consider the simple arithmetic expression

The star (denoting multiplication is placed between two operands A and B or cand D. The plus is between the two products. To evaluate this authoretic expression, it is necessary to evaluate the product A\*B, store this product while computing C\*D, and the sum the two products. Such a notation is known as infix notation, if the operator is placed before the two operands as +xy, the notation is said to be prefix notation, also known as polish notation, if the operator is placed after the two operands polish notation, it is said to be postfix notation, also known as exercise Polish Notation (RPN). Thus the three notations are

A+B Infix notation +AB prefix notation AB+ Postfix Notation

for stack manipulation, the reverse bolish notation is best suited. The reverse bolish notation for the expression A\*B + C\*D is AB\* CD\*+.

# Conversion to Reverse Polish Notation-

The conversion forom infix notation to reverse bolish notation must take into consideration the operational heirorchy adopted for infix notation. This heirarchy dictates that we finst perfor all inner parenthesis, then inside outer parenthesis, and do multiplication and division before addition and subtraction operations. Consider the expression

(A+B) \* [C\*(D+E)+F]

To evaluate the expression we must first perform the arithmetic inside the parenthesis (A+B) and (D+E). Hext we calculate the expression inside the square brackets. The multiplication late the expression inside the square brackets. The multiplication of Esince of (C\*(D+E must be clone prior) to the addition of F since multiplication has precedence over addition. The last operation multiplication of two terms between the parenthesis is the multiplication of two terms between the parenthesis and brackets. The expression can be converted to reverse polish notation without the use of parenthesis, by taking into consideration the operation heirandly. The converted expression is:

AB+ DE+C\*F+\*
AB+ CDE+\*F+\*

Ex- A\*B+A\*(B\*D+C\*E) -> AB\* ABD\*CE\*+\*+

Evaluation of Asuithmetic Exposessions:

Consider an expression A\*B + C\*D in infix notation. Its reverse polish notation is AB\* CD\* +. The postfix expression will be evaluated as follows: Bean the operation from left to right. Whenever an operator is found, perform the operation with the two operands on the left side of the operator. Remove the operator and two operands and replace them by the result obtained by performing that operation. Continue in the same manner and repeat the procedure for every operator found until there are no more operators.

Thus, for the reverse polish notation AB\*CD\*+ first we find the operator \* and the two operands to the left of \* are A and B. Thus we perform A\*B and replace A, B and \* by the product, we get

(A\*B) CD\*+

left of \* wile c and D. Thus, we perform C\*D, and replace C,D and \* by the product, we get

(A\*B) (C\*D) +

the next operator is + and the two operands to the left of + are the two products (AXB) and (CXD), hence the result obtained is

AXB + CXD

(3\*4) + (5\*6). In neverte polish notation, the expression is 34\* 56\* + The stack operation is shown in figure. The auriow (+) points to the top of the stack.




Fig: Stack Operation to evaluate 3\*4 + 5 \* 6.

Addressing Modes!

"The techniques for specifying the address of the open and are known as addressing mode."

The operation field of an instruction specifies the operation to be performed. Whis operation must be executed on some data stored in computer registers on memory words. The way that the behavior of the construction is dependent on the adaptive mode of the instruction. The adaptive mode specifies a rule for interpreting and or modifying the adaptive field of the instruction before the operand is actually referenced. Computers use adapted mode techniques for the burbose of accomodating one of both of the following provisions:

- (i) To give perogramming versatility to the user by providing such facilities as pointered to memory, counters for loop control, indexist of data, and program relocation.
- (ii) To reduce the number of bits in the addressing field of instruction the control unit of a computer is designed to go through an instruction eyele that is divided into three major phases:
  - cis Fetch the instruction from memory.
  - (ii) Decode the instruction.
  - (iii) Execute the instruction.

There is one register in the computer called the program counter (PC) that keeps track of the instructions stored in memory PC holds the address of instruction to be executed next and is incremented each time an instruction is fetched from memory. The decoding done in steep 2 determines the operation to be performed, the addressing mode of the instruction and the location of the operands. The computer then executes the instruction and network to step 1 to fetch the next instruction in sequence.

J <del>s</del>		1
Opcode	Mode	Address

Fig: Instruction format with field

Although most addressing modes modify the address field of the instruction, there are two modes that need no address field at all. These are implied mode and immediate mode.

(1) Implied Mode-

In this mode the operands are specified implicitly in the definition of the instruction. For example, the instruction "complement accumulator" is an implied-mode instruction because the operand in the accumulator register is implied in the definition of instruction. In fact, all register reference instructions that use an accumulator are implied mode instructions.

Ex. Shift Microinstructions, zero address instructions in a instackorganized computer since the operands are implied on to be on top of the stack.


(2) Immediate ModeIn this mode the instruction, itself, contains the operand.
In other words, an immediate mode instruction has an operand field rather than an address field. The operand field contains the actual operand to be used in conjunction with the operation specified in the instruction. Immediate mode are useful for initializing register a constant value.

Ex. MVI 06 Move 06 to the accumulators.

ADD 05 Add 05 to the content of Accumulators.

Opode	. Mode	Obeland


(3) Register Addressing Modeyn this mode, the operands one in registers that reside within the CPU. The particular register is delected from a register field in the CPU instruction. The instruction contains the register number that has the operand A K-bit field can specify 2k registers.



(4) Register Indirect Mode-

contents give the address of the operand in memory. In other woods the selected negister contains the address of the operand nather than the operand itself.

Ex. LD (R1) ACK-MERIJ



(5) Autoincrement on Autodecrement Mode: -

the negister is in cremented on decremented (on before) after its value is used to access memory. When the address stored in the negister refers to a table of clata in memory, it is necessary to increment on decrement the negister after every access to the table this can be achieved by using the increment or decrement instruction

Effective Address field of an instruction is used by the control unit in the CPU to obtain the openand from the memory. Sometimes the value given in the address field is the address of the openand, but sometimes it is just an address from which the address of the openand, openand is calculated.


"The effective address is defined to be the memory address obtained from the computation dictated by the given addressing mode."

The effective address is the address of the openand in a computational type instruction. It is the address where control branches in response to a branch type instruction.

(6) Direct Addressing Mode:


on this mode the effective address is equal to the address part of the instruction. The openion desides in memory

and its address is given directly by the address field of the instruction the address field specifies the actual branch address.



(7) - Indisect Addressing Mode -In this mode the address field of the instruction gives the address where the effective address address is storted in memory. Control fetches the instruction form memory and uses its address part to access memory again to read the effective address.

ACE MEMEADRIT



(8) Relative Addressing Mode: In this mode the content of the program counter is added to the address part of the instruction in order to obtain the effective address.

Effective Address = Address Port of instruction + content of PC.

(9)- Indexed Addressing Modeon this mode, the content of an index neglicien is added to the address part of the instruction to obtain the effective address. The index register is a special epu register that contains an index value. The beginning field address of a data array in memory is defined by the endbress field of the instruction. Each open and in the array is storted in memory relative to the beginning address. The distance between the beginning address and the address of the operiand is the index value stored in index registers. Effective Address = Address port of Instruction + Content of Index Register (10) - Base Register Addressing Mode -

the address part of the instruction to obtain the effective address. A base register is assumed to hold a base address and the address field of an instruction gives a displacement relative to this base address. The base register addressing mode is used in computers to facilitate the relocation of programs in memory.

Effective Address = Address part of instruction + content of Base Reg.

Example- The two world instruction at address 200 and 201 is a "load to AC" instruction with an address field equal to 500. The fire world of the instruction specifies the operation code and mode, the second world specifies the address part. PC has the value 200 for fetching this instruction. The content of processor register R1 is 400, and the content of an index register XR is 100. AC receives the operand after the instruction is executed. The figure lists a few pertinent address and shows the memory content at each of these addresses. Find the effective address and operand that must be loaded into AC for each possible mode.

		·
200	Load to Ac Mode	
201	Address = 500	
202	Next Instauction	
State"		PC = 200
		,
399	.450	
400	760	R1 = 400
•		
İ		
500	800	$\times R = 100$
	-	
600	900	
		, AC
	325	
702	345	
-		
-		· .
800	. 300	
900	. 300	

Solution -

(i) Immediate - in immediate mode, the second world of the instruction is operand rather than address, so 500 is loaded into AC. Effective address in this case is 201.

- ii) Register In this mode, the operand is in RI and hence 400 is loaded into AC.
- iii) Register Indirect in this, the effective address is in processoringister RI, i.e. 400 is the effective address and hence the openand is 700 loaded into AC.
- (iv) Direct: In this mode the effective address is the address point of the instruction i.e. 500. and the openand loaded into Ae is 800.
- (v) Indirect on this mode, the effective address is stored in memory at address 500. So the effective address is at 800 and the openend Loaded into Ac is 300.
- vi) Index In this mode

  Effective Address = Address part of instruction + Content of XR

  = 500 + 100 = 60

  So, 900 is loaded into Ac.
- Vii) Relative The austruction storted at 200 and 201 is now executing the content of the PC will be 202, because a single instruction occupies two memory world.

Effective Address = Address point of instruction + content of PC.

= 500 + 202 = 702

So, 325 is loaded into Ac.

Data Transfer Instructions:

the user the flexibility to carry out various computations to give the user the flexibility to carry out various computation tasks. The instruction set of different computers differ from each other mostly in the way the operands are determined from the address and mode fields. The actual operations available in the instruction set are not very different from one computer to another at so happens that the binary code assignments in the operation code field is different in different computers, even for the same operation. The symbolic name may also be different in different computers for the same operation.

Most computers instructions can be classified

into there categories:

(1). Data Bransfer Instructions

(2) - Data Manipulation Instructions

(3) - Program Control Instructions

(1) Data Tevansfer Instructions:

Data transfer instructions move data from one place in the computer to another without changing the content. The most common transfers are between memory and processor registers, between processor registers and input on output, and between the processor registers themselves. Different computers use different mnemonics for the same instruction name. Different data transfer instruction (with their mnemonic) are given in the table.

Name	Mnemon	ic
Load .	LD	
Storie	ST	
Move	MON	
Exchange	×eH	· ·
Input	IN	Table: Data Triansfer
Output	OUT	Instauctions
Push	PUSH	THE SOUCH SIZ
Pop	POP	

the lood instruction has been used mostly to designate: a transfer from memory to a processor usually an accumulator. The store instruction designate a transfer from more freshourt. The store instruction designate a transfer transfer with memory. The move instruction has been used in computers with multiple cpu registers to designate a transfer from one register to another. It has also been used in data bransfers between cpu registers and memory or the data bransfers between cpu registers and memory or between two memory words. The exchange information and a between two registers on a register and a memory word. The input and output instructions transfer data among processors registers and input on output terminals.

The push and pop instructions transfer data between processors

Mode.	Assembly Convention	Register Transfer
Dinect addiness	LD ADR	AC < M[ADR]
28916 blood to seibal	LD @ ADR	AC← M[M[ADR]]
Relative address	LD \$ ADR	AC < M[PC+ADR]
Immediate Operand	LD # NBR	ACE NBR
Index Addressing	LD ADR(x)	AC < [ADR+XR]
Register	LD RI	AC + RJ
Register Indissect	LD (RJ)	AC < M[R]
Autoinchement	LD (R1)+	AC < M[RI], RIERIHI
		منامن حامية الأوارا

Table: Eight Addressing modes for the Load instruction

The character @ before memory address indicates indirect address. In case of register indirect mode, the register that holds the memory address is enclosed in parentheses. The character & before memory address makes the address relative to the program counter (PC). The character # before the operand indicates immediate mode instruction.

### (2) Data Manipulation Instructions -

Data manipulation instructions perform operations on clata and provide the computational capabilities for the comp when. The data manipulation instructions into a typical computer one usually divided into three groups:

- (1) Asuthmetic Instructions
- (2) Logical and bit manipulation Instructions.
- (3) shift Instructions

## (1) Asuthmetic Instructions -

The fown basic anithmetic operations are addition, sub traction, multiplication and division. Most computer provide instructions for all four operations. Some small computers have only addition and possibly subtraction operations. The multiplication and division must then be generated by means of software out noutines. Increment (or decrement) instructions edd i (or subtriact 1) to the value storied in a rigofister on some memory wor A list of instauctions is shown in table.

Name of Instruction	Mnemonic	· 
Increment	INC	
Decrement	DEC	
Add	ADD	
subtriaet	SUB	
Mulliply	MUL	
Divide	DIV	
Add with Cony	ADDC	Table! Typical
Subtract with borrow	SUBB	Anthmetic
Negate (2's compleme		Instructions

(2) Logical and Bit Manipulation Instructions:

logical instructions perform binary operations on struct of bits stored in registers. They are useful for manifulating individual bits on a group of bits that represent binary-codes information. The logical instructions consider each bit of the open and separately and treat it as boolean variable. Some typi

legical and bit manipulation instructions are listed in table. The instruction (colean) causes the specified operand to be ruple-ced by 0's. The complement instruction produces the 1's complement by inventing all the bits of the operand. The AND, or and XOR instructions produce the corresponding logical operations on individual bits of operands.


Name	Mnemonic
Clean	CLR
Complement	com
AND	AND
or	OR
Exclusive - OR	×0R
	CLRC
Clean Casuly Set Cassy	SETC
Complement Covery	. COMC
Enable Intersupt	EI
Disable Interprubt	DI

Table: Typical logical and Bit manipulation Instruction.


(3) Shift Instructions:

Shifts are operations in which the bits of a woord one moved to the left or right. The bit shifted in at the end of the world determines the type of shift used. Shift instructions may specify either logical shifts, or ithmetic shifts, or riotate-type operations.

(i) Logical Shift Instruction—
The logical shift insents 0 to the end bit position. The end position is the left most bit for shift right and the right most position bit for shift left.




(a) shift right operation



(ii) Cincular shift-


The Holate instruction produces a cinewar whit. Bits shifted out at one end of the world one not lost as in logical shift but are cinculated back into the other end this cincular shift is achieved by connecting the serial input of the shift negister to the serial output.



(b) Rolate Left

(iii) Rotate Through Carry:

The riotate through corry instruction treats a carry bit ia's in extension of the register whose word is being rotated. Thus a rotate-left through carry instruction transfers the carry bit into the rightmost bit position of the register, transfers the leftmost bit position into the carry, and shifts the entire register to the left. Similarly, the rotate right through carry transfers the carry bit into the leftmost bit position and transport the rightmost bit into the carry and at the same time all other bits are shifted to the right.






Fig: Rotate through left carry and Rotate right through carry


(iv) Asuthmetic shift-

The arithmetic shifts operation shifts a signed binary number to the left on to the right. An arithmetic shifts right operation divides the binary number by two and an arithmetic shift left operation multiplies the binary number by two. The two withmetic shift operations leave the sign bit unchanged. Multiplying on dividing the binary number by two closs not change the sign of the oxiginal number. Hence the sign of the number must be same

The most significant bit, but, holds the sign bit and the stemativing bits steps tesents the binowy number. The arithmetic shift right loaves the sign bit unchanged and shifts the bit, including the sign bit, to the sight. The sightmost bit is lost. The arithmetic shift left insents 0 into be and all other bits are shifted towards left. The bit but, is shifted into a flag stepister and is sublaced by bit but. It bit but as shifted into a flag stepister and is sublaced by bit but. It bit but and but differ in their values a sign stevered boccurs. Thus, but changes in value after the arithmetic shift left operation occurs if the multiplication by 2 stealths in an overflow. The overflow occurs if before whift operation bit but \$100.2. This overflow situation can be found using

Vs = bn-1 + bn-2.

be no overflow. But if  $V_s=1$ , it means bn.  $1 \neq b_{n-2}$  and there will be no overflow and hence a sign steversal is nequired after the shift operation.



Name	Mnemonic
Logical Shift right	SHR
Logical Shift Left	SHL
Arithmetic Shift night	SHRA
Assiffametic Shift Left	SHLA
	ROR
Rotate Right Rotate Left	ROL
Rolate Left	RORC
Rotate right through carry	ROLC
Rotate Left through carry	01.0

Table: Typical Shift Instructions

Instructions are always storical in successive memory locations. When processed in the cpu, the instructions are fetched for consecutive memory locations and executed. Each time an instruct on is fetched from memory, the program counter is incremented so that it contains the address of next instruction in sequence. After the execution of a data triansfer or data manipulation instruction, control returns to the fetch cycle with the program counter contains in the address of next instruction in sequence. On the other hand a program control type instruction, when executed may change the address value in the program counter and cause the flow of control to be altered. Program control instructions specify conditions for altering the content of program counter, while data triansfer and manipulation instructions specify conditions for data processing operations. The change in value of PC as a result of execution

of a perogram control instruction courses a break in the sequence of instruction execution.

Name	Mnemonic
Branch	BR
Jump	IMP .
Skip	SKP
call	CALL.
Retwin	RET
Compare (by sub)	saction) CMP
Fact / ha ANDING	TST
FEAT (by ANDing)	,

Table: Typical Program Control Instructions

ably to mean the same thing, but some times they are used to denote different addressing modes. The branch is usually a one address instruction written as BR ADR, when executed the branch instruction causes a transfer of the value of ADR into the program counter. Since the program counter contains the address of the instruction to be executed, the next instruction will come from location ADR.

Branch and jump instruction may be conditional or unconditional. An unconditional branch instruction causes a branch to the specified address without any conditions. The conditional branch instruction specifies a condition such as branch if positive or belanch if 2010. The skip instruction does not need an address field and is therefore a zero-address instruction. A conditional skip instouction will skip the next instruction if the condition is met. The coull and return instructions are used in conjunction with submitines. The compare and test instructions do not change the program sequence disjectly. The compare instruction performs a subtraction between two openands, but the result of the openation is not retained. However, certain but status bits conditions are set as a result of the operation. Similarly, the test instruction performs the logical AND of two operands. The status bits of interest and upolates certain status bits without retaining the result of changing the operated. The status bits of interest are carry bit, sign bit, a zero indication and an overflow condition.

The following table shows the conditional branch instructions.

7		
Mnemonic	- Branch Condition	Tested Condition
BZ	Branch if 2010	z=1
BNZ	Branch if not zero	Z=0
BC	Branch if early	C=1
BNC	Branch if no carry	C=0
&P	Branch if plus	S=0
BM -	Branch if Minus	s=1
BV ·	Branch if overflow	V=1
BNV	Branch if no overflow	<b>V</b> =0.
<u>Unsigr</u>	red Compare Condition	(A-13)
BHI	Branch if higher	A>B
BHE	Branch if higher on equ	ial AMPA>B
BLO	Branch if lower	A <b< td=""></b<>
BLOE	Branch is lower on equ	al AKB
BE	Branch if equal	A = B
BNE	Branch it not equal	A & B
Sign	ed Companye Condition	(A-B)
BGT	Branch it greater than	A>&
₿GE	Branch if greater on equ	al A>B
BLT	Branch if less than	A <b< td=""></b<>
BLE	Branch if less than on es	qual ASB
BE	Branch if equal	A = B
BNE	Branch if not equal	A+B

## Substoutine Call and Retwin -

A substoutine is a self-contained sequence of instructions that performs a given computational task. During the execution of a program, a substoutine may be called to perform its function many times at various points in the main program. Each time a substoutine is called, a branch is executed to the beginning of the substoutine to start executing its set of instructions. After the substoutine has been executed, a program: branch is made back to the main program.

The instruction that triansfers program control to a subsourtine is known by different names like call subroutine, jump to subnoutine, branch to subroutine or branch and save address. A call
subroutine instruction consists of an opcode together with an address
that specifies the beginning of subroutine. The instruction is executed
by performing two operations:

(1) The address of the next instruction available in the program counter (the return address) is saved in a temporary location so the subsocutive knows where to return.

(2) control is transferred to the beginning of submoutine.

return from subroutine, bransfers the return address from the temporary location into the program counter. This results in a transfer of program control to the instruction whose address was originally stored in temporary location.

Program IntersultProgram intersubts refers to the triansfer of program control from a currently running program to another service program as a result of an external or internal generated request control returns to the original program after the service program is executed.

The interrupt procedure is quite similar to a subroutine call except for three variations:

3)-The intersupt is usually initiated by an external on internal signal nather than forom the execution of an instruction (except for software intersupt).

(2) The address of the interrupt service program is determined by the hardware rather than the software address field of an inst.

(3). An itensupt procedure usually stories all the information necessary to define the state of the CPU rather than storing only the program counter.

resultine been executed, the cpu must return to return exactly

- the same state that it was when the interrupt occurred. The state of the cru at the end of the execute cycle (when the inter-
  - (i) The content of PC
  - (ii) The content of all processor registers
  - (iii) The content of contain status condititions
- There are those major types of interrrupt that cause a break in the normal execution of the program. They can be classified as:
- (i) External Intersubts: External intersubts come from input-pulper (IIO) devices, from a timing device, from any other external sources.
  - Ex- I/O device requesting for transfer of data, I/O device finished transfer of data, elapsed time of an event or a failure.
- (ii) Internal Interput :- Internal interrupts arise from illegal or enroneous rise of an instruction on data. Internal interrupts are also called trops.
  - Ex-Register overflow, attempt to divide by zero, an invalid opcode stack overflow, and protection violation. These errors conditions usually occur as a result of premature termination of instruction execution. The service program that processes the internal interrupt determines the corrective measure to be taken.
- (iii) Software Interrubt! External and internal interrubts are the CPU.

  The could be recubled that occur in the hardware of the CPU.

  A settroare interrupt is initiated by executing an interruction of the control are still as a special call instruction are still as a special call interrupt are all in the proposed of the settle still are interrupted and interrupted and reammand and the common use of the proposed and in the proposed and means to the proposed and interrupted in the proposed and the area of the proposed and the accordance and the proposed and th

