
### 1.1.1.1.1 PE microarchitecture

The PE microarchitecture is illustrated in **Figure 10**. Each PE supports 4 (STC) types of operation. These are Euclidean distance calculation (optype=1), Manhattan distance calculation (optype=2), vector dot product (optype=3) and weighted vector pooling (optype=4). The PE is completely feedforward and does not support any aggregation. The datapath is configurable and can be programmed to support the optypes mentioned above. Each PE has 8 bytes of input from the DDR and 8 bytes from the values stored in XNU local memory. This value can be either a query vector (denoted as Y in case of similarity search) or a scalar weight (denoted as W in the case of recommendation, graph neural nets). The total size of input from DDR in each cycle can be a maximum of 128B (64B each from two channels). Hence a total of 16 PEs is required. The arithmetic datapath in each PE is FP32, but can be easily changed to support simpler arithmetic such as int16 or fp16. The PE is fully pipelined with multiple cycles of latency. The adders and multipliers might require retiming for meeting a specific target frequency. Aggregation logic following the PEs is WIP.



### Design:

PE design is simple and is using following modules:

4 Data Inputs , 10 Multiplexers ( Mux\_X ), 2
 Adder/Subtractor modules , 2 Multiplier modules , 4
 Aggregation Inputs( AGGR\_X ) and 2 Data Outputs ( out\_X ).

All inputs and outputs are configured for 32 bits and data format can be int16/int32/fp32.

Aggregation inputs from each PE module can be configured/connected together with internal Mux modules ( Mux\_4, Mux\_5 , Mux\_6 , Mux\_7 ) to forward output data from PE to internal Adder/Subtractor modules.

All Mux modules are using a Sel pins ( **m\_X\_sel** ) to select what Input ( from 3 options ) will be used to forward data to output port. (not in PE diagram)

All Add/Sub modules are using Operation pins (

addsub\_X\_op ) to select addition/subtraction operations. (not in PE diagram)

#### **Implementation and Validation:**

PE module was implemented in Scala programming language using Chisel3 library and FIRRTL framework.

**Chisel3** is a hardware design language that facilitates advanced circuit generation and design reuse for both ASIC/FPGA digital logic designs and add hardware construction primitives to the Scala programming language. ( <a href="https://github.com/chipsalliance/chisel3">https://github.com/chipsalliance/chisel3</a>)

Chisel3 is powered by **FIRRTL** (Flexible Intermediate Representation for RTL), a hardware compiler framework that performs optimizations of Chisel-generated circuits and supports custom user-defined circuit transformations. ( <a href="https://github.com/chipsalliance/firrtl">https://github.com/chipsalliance/firrtl</a>)

Each module from PE project was implemented individualy in Scala and for floating point operations was used Hardfloat library.

**Hardfloat** project contains hardware floating-point units written in Chisel and conversions between floating-point conversions with different precision. ( <a href="https://github.com/ucb-bar/berkeley-hardfloat">https://github.com/ucb-bar/berkeley-hardfloat</a> )

Validation tests for all PE modules was implemented in Scala using **chisel-testers** library ( <a href="https://github.com/freechipsproject/chisel-testers">https://github.com/freechipsproject/chisel-testers</a> ) and random generated values for all supported operations was done in python using **Simfloat** library ( <a href="https://github.com/robclewley/ieee754\_simulation">https://github.com/robclewley/ieee754\_simulation</a> )

All commands to build, run tests or to clean components from PE project are implemented in a **Makefile**.


Final project was uploaded to : [ git link ]

## Requirements:

One requirement for this project was to support total size of input from DDR: 128 bits.

Solution for this case was to implement 2 modules with 8 PEs ( 64 bits input each ) to cover inputs from dual channels.


Following diagram is covering design of 8 PE modules and design logic for aggregation.



**Aggregation logic** is based on a tree arhictecture where one central module ( PE\_0 ) is collecting output data from above modules ( directly connected ). AGGR ports are used to loop output data from PE\_0 directly to internal Adder modules. Rest of PE modules are identified as secondary tree nodes and are forwarding both outputs ( out\_0 and out\_1 ) to the directly connected nodes.

Another requirement for all PE modules was to implement a logic to switch from int16/int32 to fp32 and this option is available connecting pin use\_int.

# Final design (8 PE modules configured in one PEx8 module & controller):



## Operation type input ( op\_type ) :

Operation type	Bits (2)
Euclidean ( L2 )	0b00
Manhattan ( L1 )	0b01
Dot product	0b10
Scalar-Vector product	0b11

## > Option to use INT input ( use\_int ):

Operation name	Bits (1)
True – inputs/outputs are configured for INT (32 bits)	0b1
False – inputs/outputs are configured for FP (32 bits)	0b0

> Option to select tininess for output data ( **tininess** ):

In the terminology of the IEEE Standard, HardFloat can detect tininess for underflow either before or after rounding.

Operation name / status						
tininess is detected before rounding	0b0					
tininess is detected after rounding	0b1					

- Detecting tininess after rounding is usually slightly better because it results in fewer spurious underflow signals. The option for detecting tininess before rounding is provided for compatibility with some systems.
- > Option to select different rounding types ( rounding ):

Operation name / status	Bits (3)					
round_near_even - round to nearest, with ties to even						
round_minMag - round to minimum magnitude (toward zero)	0b001					
round_min - round to minimum (down)						
round_max - round to maximum (up)						
round_near_maxMag - round to nearest, with ties to maximum magnitude (away from zero)						
round_odd - round to odd (jamming)						

• Rounding mode round\_near\_maxMag is usually better for most of the cases and was used for testing all PE modules.

**ONLY for INT inputs**: rounding and tininess are NOT used by internal logic ( Add/Sub/Mul )

Values for selectors on Mux modules ( m\_X\_sel ):

Operation name / status						
in_0 - input 0	0b00					
in_1 - input 1	0b01					
in_2 - input 2	0b10					
in_3 – input 3	0b11					

Values for operation type on Adder/Subtractor modules ( addsub\_0\_op / addsub\_1\_op):

Operation name / status						
False – for addition operation	0b0					
True – for subtraction operation	0b1					

Input ports ( Xi\_0\_in\_0, Yi\_0\_in\_0, ... , Xi\_7\_in\_1, Yi\_7\_in\_1 ) :

Are total of 16 inputs for 8 PE modules. All inputs are configured for 32 bits.

> Ouput port ( **out** ):

Output is configured for 32 bits.

## • Validation cycles for PEx8 module :

Startup cycle is used only once to init all modules from PE and then the base logic is started : Init -> Operation Logic -> Aggregation Loic -> Addition -> Output -> Init

Operation Type	Operation Name	Startup	Init	Operation Logic	Aggregation Logic	Addition	Output
00	L2	1	1	15	56	2	1
01	L1	1	1	10	53	2	1
10	DOT prod	1	1	10	53	2	1
11	S-V prod	1	1	15	56	2	1

Following section will present all 4 operations supported by PE x 8 module.

**Note:** dbg\_fsm is used for debugging to check the cycles order

Debug Step	Debug ID
Startup	9
Init	1

L2	2					
L1						
Dot product	4					
Scalar-Vector product						
Final addition step	10					
Output	11					

**ONLY for INT inputs**: rounding and tininess are NOT used by internal logic ( Add/Sub/Mul )

- Set 1 of inputs : Xi\_0 (23) / Yi\_0 (11) / Xi\_1 (-55) / Yi\_1 (-11)
- Set 2 of inputs : Xi\_0 (9) / Yi\_0 (-13) / Xi\_1 (-19) / Yi\_1 (--3)
- ALL PE modules have the same set of inputs for following tests.

Operation type	Bits (2)
Euclidean ( L2 )	0b00

Test for L2 is using 2 sets of input data and INT values are represented in unsigned INT.

Time			15	1	10000					4		1	100000			
reset=1	ייייי														100000	.00000
dbg_fsm[3:0]=0	Ō	19 )(1	X		<u> </u>	)(1							)(11)	11 <b>X</b> 1 X2		
op_type[1:0]=xx	XX	00													=	=
io_out[31:0]=3132754896	0			354	6 <b>† 1</b> 0 11	+ <b>)</b> 2+ <b>1</b> 0 <b>1</b> 2080	4294967264	(3+10-1	4160 (42)	4967232	(a)+10 (8320	4294967168	(2+10   1664)	4294+10	32768 0	21 0
use_int=x																
[i_0_in_0[31:0]=XXX	XXX	11											429496	7283		
i_0_in_0[31:0]=XXX	XXX	23											)(9			
i_0_in_1[31:0]=XXX	XXX	4294967	85										(429496	7293		
i_0_in_1[31:0]=XXX	XXX	4294967	41										(429496	1211		
ounding[2:0]=xxx	XXX	<u> </u>														=
ininess=x																

Operation type	Bits ( 2
Manhattan ( L1 )	0b01

Test for L1 is using 2 sets of input data and INT values are represented in unsigned INT.

Time			<b></b>						4	1			ļ	p		44
clock=1 reset=x	$\overline{M}$	www	m	www	M	www	www	www	www	www	www	www	www	www	ww	w
dbg fsm[3:0]=0	0			χ	Œ							<b>X</b> .0	011)(11)(11)(11)(11)(11)(11)(11)(11)(11)			=
op_type[1:0]=xx io out[31:0]=1402971488	XX 1+10	<u>101</u>			0 4294967264		10 14294	75555	<u> </u>	14294967168		10 14294967				_
use_int=x	17 0			13+ 12+	9234307204		U 4234	701232	<u> </u>	1473430/100		U 423430)	940		70	
Yi_0_in_0[31:0]=XXX	XXX	11										(4294	967283			
Ki_O_in_0[31:0]=XXX	XXX	23														
ri_0_in_1[31:0]=XXX	XXX	4294967285										(1294	967293			_
Xi_0_in_1[31:0]=XXX	XXX	4294967241										(4294	967277			_
rounding[2:0]=xxx tininess=x	XXX	Jiii														

Operation type	Bits ( 2 )
Dot product	0b10

Test for DOT prod is using 2 sets of input data and INT values are represented in unsigned INT.

www		٧	٠٠٠٠	······	www		سس	,,	www	www	·····	www	······	www
0			x	)(=)							<b>)</b> (1	D(II)(II)(E		
3+ <b>)</b> 2+ <b>1</b> 0	110		3572	0 858	<b>4</b> 294967264	0 1716	<b>)</b> 42949	67232	<b>1</b> 3432	<b>X</b> 4294967168	0 6864	<b>X</b> 4294+ <b>1</b> 0	858	0 [429
XX											(425	4967283		
ZCX	23 4294967285										)(423 )(423	4967293		
XXX	4294967241										(423	4967277		
		0 EXOS  37 E10  00 E200  00 E2		000 000 0000 0000 0000 0000 0000 0000 0000							EXC			

Operation type	Bits (2)
Scalar-Vector product	0b11

Test for S-V prod is using 2 sets of input data and INT values are represented in unsigned INT.

Time clock=1			ļ						
clock=1 reset=x	www	www	m	m	m	m	wwww	wwwwwww	m
dbg_fsm[3:0]=XXX	XXX	DEXENSE SECTION		XT XII				(0)(1)(1)(5	
op_type[1:0]=xx io_out[31:0]=0	XX	1	15206+10	12926+ 10 1858	X2+10 Y	716	X1+ 10   13432	X2+ NO 16864 N	IB+ IO
use_int=x			10200 10	12520- 10 1000		120	<u> </u>	212 1000	10-10
Yi_0_in_0[31:0]=XXX	XXX	1						<b>X</b> 4294967283	
Xi_0_in_0[31:0]=XXX		3						X <sup>0</sup>	
Yi_0_in_1[31:0]=XXX	XXX	294967285						X4294967293	
Xi_0_in_1[31:0]=XXX	XXX	294967241						<b>X</b> 4294967277	
rounding[2:0]=xxx	XXX	11							