
DATE	Implem	ent an	odd/even	- parity generator						
				2-input NAND	PAGE NO.					
EXPT.NO.	gates.		0 0							
	Name: - Imon Raj									
	Robl: - 002010501098									
	Dept:- CSE									
	What is Papity Bit?									
	During data transmission on the basis of data bits									
	Extra bit is transmitted and in the receiver side it is									
	checked whether there is an error an or not.									
	•									
	There may be two types of parity generator -									
	odd (generates parity bit keeping number of 1s odd)									
	even (keeping number of 1s even)									
	1 I will implement Three bit even parity generator.									
	3-bit data									
	A	В	С	P(parity Bit <ever>)</ever>						
	0	0	Ō	0						
	O	0)	1						
	0	1 .	.0	1						
	0	1	1	0						
	1	0	0	1						
	,1	0	. 1	O						
(Omax)®	1	1	0	· , O						
	1.)	1	1						
		,								

Teacher's Signature

EXPT.NO.

K- Map




He can see the check-board configuration

P=ABC+ABC+ABC+ABC

= ADBDC

NOW, we will implement the even parity generators circuit using 2-input NAND gates.

(Omax)



EVEN PARITY GENERATOR

DATE

PAGE NO.

3

EXPT.NO.

Parity Checker:

It will check the data bits with parity bit and output will be high if there is error.


De As we have generated even parity, so He Will check even parity and generate error output.

					Fig. 1 1
A	В	C	P	Parity Error (Cp)	
0	. 0 .	0	0 ,	0	
0	0	0	1	1	
0	0	1	0	1	
0	0	1	1	0	
0	1	0	0	1	
0	1	0	1	0	
0	1	1	0	0	
0	1	1	1	1	
1	0	0	0	1	
1	0	Ó		0	
	0	1	0	0	
1	0	1	1	Ì	
1	1	0	0	0	
2.	1	0	1		
	1	1	0		
	l)	1	0	

(Omax)

Teacher's Signature

Teacher's Signature



EVEN PARITY CHECKER