# COSC 407 Intro to Parallel Computing

Topic 14: Scheduling, Warps and memory

COSC 407: Intro to Parallel Computing

## Outline

#### Previously:


- Kernel Launch Configuration: nD grids/blocks
- CUDA limits
- Thread Cooperation
- Running Example: Matrix Multiplication


#### Today:


- Tiling (Improving Performance of Matrix Multiplication)
- CUDA Scalability
- Thread Scheduling on the H/W: Thread Lifecycle
- zero-overhead and latency tolerance
- GPU limits
- CUDA Memories Types (and Performance)


Slide materials based on, 2007-2010, ECE 408, University of Illinois, Urbana-Champaign
© David Kirk/NVIDIA and Wen-mei W. Hwu

Topic 14: Scheduling, Warps and Memory












## Parallel: Kernel - Multiple Blocks




## Parallel: Host - Multiple Blocks


The host code will be the same as before except that we need to *setup the kernel* launch configuration


```
//block dimensions - how many threads per block (our choice but must be <1024)
int TILE_WIDTH = TILE_HEIGHT = n;
                                     // e.g. n = 32
dim3 blockSize(TILE_WIDTH, TILE_HEIGHT);
//grid dimensions (how many blocks are required to cover the whole matrix P)
int nblocks_y = 1+(WIDTH-1)/TILE_HEIGHT; // HEIGHT = WIDTH
dim3 gridSize(nblocks_x, nblocks_y);
//launch the kernel
MatrixMul<<<<gridSize, blockSize>>>(d_M, d_N, d_P, WIDTH);
```

Topic 14: Scheduling, Warps and Memory

#### Parallel: Multiple Blocks - Details To illustrate how the algorithm works, assume - TILE\_WIDTH = blockDim.x = blockDim.y = 2 Each block has 4 threads Block(0,0) Block(0,1)If WIDTH = 4, how many blocks? – WIDTH / TILE\_WIDTH = 2 $P_{0,0}$ $P_{0,1}$ $P_{0,2}$ $P_{0,3}$ Use 2\* 2 = 4 blocks $P_{1,2}$ $P_{1,3}$ $P_{1,0}$ How to identify element P<sub>x,v</sub>? $- x = TILE_WIDTH * bx + tx$ $P_{2,2}$ $P_{2,3}$ $P_{2,0}$ - y = TILE\_WIDTH \* by + ty Block(1,0) Block(1,1)Topic 14: Scheduling, Warps and Memory COSC 407: Intro to Parallel Computing









## Warps

- 1. Blocks are assigned to SMs (as explained before)
- 2. Each SM splits threads in its blocks into Warps.
  - Groups of threads known as warps in SIMT fashion (execute same instruction)
  - Warps are the scheduling units of SM
  - Thread IDs within a warp are consecutive and increasing:
    - Warp 0 starts with Thread ID 0
  - Size of the warp is implementation specific
    - Generally # of threads in a warp (32) = # of SPs in SM
  - The warp scheduler of SM decides which of the warp gets prioritized during issuance of instructions.
- DO NOT rely on any ordering between warps
  - If there are any dependencies between threads, you must synchronize them to get correct results (more on this later).
- Warps are not part of the CUDA specification, but
  - Can help optimize the performance in particular devices (discussed later)

Topic 14: Scheduling, Warps and Memory


COSC 407: Intro to Parallel Computing



## Thread Scheduling

- Each block is executed as subsequent Warps
  - All threads in a single warp execute in parallel
  - A warp in an SM runs in parallel with Warps in other SMs
- Question: Consider a GPU with warp = 32 threads
  - if 3 blocks are assigned to an SM and each block has 256 threads, how many Warps are there in an SM?
  - Each Block is divided into 256 / 32 = 8 Warps
  - There are 8 \* 3 = 24 Warps

**Block 3 Warps Block 2 Warps Block 1 Warps** t31 t0 t1 t2 ... t31 t0 t1 t2 .. t31



Topic 14: Scheduling, Warps and Memory



## Thread Life Cycle on the HW

#### The complete story

- The **Grid** is Launched
- Blocks are assigned to SMs in arbitrary order
  - Each block is assigned to one SM. Each SM is assigned zero or more blocks.
  - There are limits on the number of blocks/threads the SM can track simultaneously. This is taken care of by the GPU.
- 3. Each block is divided into Warps whose execution is interleaved.
- Warps are executed by the SM (each SP executes one thread).
  - Threads in a warp run simultaneously.
  - All threads in a warp execute the same instruction when

Topic 14: Scheduling, Warps and Memory

COSC 407: Intro to Parallel Computing



## 💢 Zero-Overhead and Latency Tolerance

With many warps, those which are ready for consumption are eligible for execution (scheduling priority).

- Latency hiding:
  - While a warp is waiting for result from a long-latency operation (e.g. global memory access ~500 cylces, floating-point arithmetic, etc), the SM will pick another warp that's ready to execute to:
    - · avoid idle time
    - make full use of the hardware despite long latency operations.
- Zero-overhead thread scheduling
  - Having zero idle time is referred to as zerooverhead thread scheduling in processor designs.

warp Scheduler SM

>>>>>>> warp 4, instruction 18 444444444 >>>>>>>> warp 5, instruction 12 444444444 >>>>>>> warp 4, instruction 19 444444444 >>>>>>>> 444444444 >>>>>>>> warp 5, instruction 13 444444444 >>>>>>>> 444444444

Topic 14: Scheduling, Warps and Memory

### **GPU Limits**

- CUDA (the software) has limits (as discussed before).
- GPU also has limits on how many blocks and threads it can simultaneously track (and schedule).
  - Hardware resources are required for SMs to maintain the thread, block IDs, and track their execution status.
- · For example:
  - **G80** (16 SMs)
    - Each SM can track up to 8 blocks or 768 threads at a time
      - 3 blocks x 256 threads, or
      - 6 blocks x 128 threads, or .... etc
    - Max number threads at a time = 16 SMs x 768 threads = 12,288 threads
  - **G200** (30 SMs)
    - Each SM can process up to 8 blocks or 1024 threads at a time
    - Max threads: 30 SMs x 1024 threads = 30,720 threads
- If we assign to the SM more than its max amount of blocks (as per CUDA limits), they will be scheduled for later execution.

Topic 14: Scheduling, Warps and Memory

COSC 407: Intro to Parallel Computing

### Benefits?

- Why is it good to know this stuff? (i.e. warps, GPU limits, etc.)
  - One benefit is to allow for full utilization of each SM on the GPLI
  - Will discuss more on how these concepts are used when improving performance in the "CUDA Best Practices"

Topic 14: Scheduling, Warps and Memory

## Granularity

An Example

#### **Consider G80**

- CUDA Limits: 512 threads per block, 216 x 216 blocks per grid.
  - These are the limits for CUDA 1.0 supported by G80
- GPU Limits: 8 blocks or 768 threads per SM
- Assume we have thousands of threads to run. To fully utilize each SM on G80, should we use 8X8, 16X16 or 32X32 threads per block?
  - For 32X32, we have 1024 threads per Block. Not even one can fit into an SM!
  - For 8X8, we have 64 threads per Block. Since each SM can take work with only 8 blocks at a time, this means 64x8=512 threads will go into each SM. But since SM needs 768 threads for full utilization, → 66% full underutilized (fewer warps to schedule)
  - For 16X16, we have 256 threads per Block. Since each SM can take up to 768 threads, it can take up to 3 Blocks and achieve full capacity and a lot of warps to schedule.

Topic 14: Scheduling, Warps and Memory

COSC 407: Intro to Parallel Computing

## Utilizing the Hardware

#### Key things that need to be considered:

- Have a number of blocks >= the number of SMs
  - Want to utilize all SMs
- · Have a reasonable number of threads per block
  - Fully utilize each SM

#### Occupancy

- Occupancy is defined as the ratio of active warps on an SM to the maximum number of active warps supported by the SM
- Occupancy varies over time as warps begin and end, and can be different for each SM
- Low occupancy results in poor instruction issue efficiency; not enough eligible warps to hide latency between dependent instructions

https://docs.nvidia.com/gameworks/content/developertools/desktop/analysis/report/cudaexperiments/kernellevel/achievedoccupancy.htm

Topic 14: Scheduling, Warps and Memory



Two types


#### 1. Programmable


- · Can control which data to put in that memory
- Includes
  - Registers
  - Shared memory
  - Local memory
  - · Constant memory
  - · Global memory


#### 2. Non-programmable


- · Cannot control which data is put in that memory
- Includes
  - · L1 Cache memory
  - L2 Cache memory

Topic 14: Scheduling, Warps and Memory









Host can transfer data per-grid to/from global/constant memory.

Topic 14: Scheduling, Warps and Memory

which is cached.


COSC 407: Intro to Parallel Computing


**Constant Memory** 

## **Constant Memory**

- Like global memory (DRAM) but has a dedicated on-chip cache for improved performance.
- Initialized in host code
  - Host can read/write
  - Kernel can read-only
- Has limited size (64 KB)
- Which data is stored in constant memory?
  - variables declared as \_\_constant\_
  - \_\_global\_\_ function parameters are passed to the device via constant memory (limit is 4 KB)

Topic 14: Scheduling, Warps and Memory






## Ll and L2 Cache

- Cache is non-programmable small memory
- Cache memories (L1 and L2) help multiple threads that access the same memory segment so that they do not need to all go to the DRAM

#### Aside: L2 is coherent. L1 is not coherent.

 "Not coherent" means that if two SMs are working on the same global memory location, it is no guaranteed that one SM will immediately see the changes made by the other SM



Topic 14: Scheduling, Warps and Memory

COSC 407: Intro to Parallel Computing

## Summary

#### Today:

- Tiling
- CUDA Scalability
- Thread Scheduling on the H/W: Thread Lifecycle
- zero-overhead and latency tolerance
- GPU limits
- CUDA Memories Types (and Performance)

#### Next:

- CUDA Memories Types (and Performance)
- Memory Access Challenges
- Thread Performance
- More Example: Improving Performance of Matrix Multiplication

Topic 14: Scheduling, Warps and Memory