COSC 407 Intro to Parallel Computing

Topic 15: Making Things Faster

Source: NVIDIA Best Practices Guide

Outline

Previous pre-recorded lecture:

- CUDA Scalability
- Thread Scheduling on the H/W: Thread Lifecycle
- zero-overhead and latency tolerance
- CUDA Memories Types (and Performance)

Today:


- Thread synchronization and barriers
- Atomic operations
- Memory Optimization
- Instruction Optimization
- Control Flow
- Example on Reduction

Next Lecture:

- Example: Improving Performance of Matrix Multiplication
- More optimizations
- Bandwidth

APOD Framework


- Assess, Parallelize, Optimize, Deploy
 - Locate parts responsible for most execution time. Decide if they can be parallelized
 - Determine expected speedup
 - Amdahl's and Gustafson's laws
 - Parallelize code
 - Optimize your implementation
 - Memory optimization
 - Instruction optimization
 - Control flow
 - Deploy any parallelized components of your program, *measure*, and compare to original expectations.





Memory Optimization

- The most important area for performance
- Goal: maximize the use of hardware by maximizing bandwidth.
- Two aspects:
 - Transferring data between host and device (1)
 - (2) Using the different memories of the device






Transferring Data Between Host and Device



Guideline 1: "Minimize data transfer between host and device:

- "even if it means running some kernels on the device that do not show performance gains when compared with running them on the host CPU."
- Create and destroy intermediate data structures, which are solely used by the device, on the device only.
- Batch small transfers into one large transfer (to avoid the overhead associated with each transfer)

Legend high priority guideline Medium or low priority guideline






Using the Different Memories of the Device

There are several guidelines when you use the different memories of the device.

- Use fast memory and avoid slow memory as much as possible.
- Copy frequently accessed data to faster memory to reduce global memory traffic. b)
- Access memory fast by using *coalesced global memory access*.
 - Also, *reduce misaligned* memory access.






Reducing Global Memory Traffic

A profitable way of performing computation on the device is to *tile data* to take advantage of **fast shared memory**:

- Basic idea: partition data into subsets called *tiles*, such that each *tile* fits into the *shared memory*.
- Then, handle each data tile with one thread block
 - Load the subset from global memory to shared memory, using multiple threads to exploit memory-level parallelism
 - 2. Perform the computation on the subset from shared memory, then move to next subset, etc.
 - 3. Copy results from shared memory to global memory
- Restriction: kernel computations on these subsets of data (tiles) can be done independently from each other
- Remember, we have different memories:
 - Global memory: large but slow.
 - Shared memory: small but fast

Shared Memory Blocking Basic Idea





Use Faster memory



Guideline 2: "use fast memory and avoid slow memory as mush as possible"


Var. Declaration		Memory		Scope	Lifetime	speed
int x;	Register	on-chip		thread	Thread	very fast
int array[10]	Local	off-chip	uses L1 & L2 Cache	thread	Thread	slow
shared int x;	Shared	on-chip	on configurable Mem	block	Block	fast
device int x;	Global	off-chip	on DRAM,small cache	grid+host	application	slow
_constant int x;	Constant	off-chip	has dedicated Cache	grid+host	application	fast

- e.g. keep your scaler variables in registers unless you need other threads to access them.
- e.g. use constant memory for data that will never change on the host (limit is 64K).



Communication & Synchronization

- Having different types of "shared" memories provide an excellent way for threads to communicate. For example:
 - Shared memory:
 - Shared by all threads in the same block
 - Very fast
 - Global memory:
 - Shared by all threads in all blocks and across different kernels
 - Slow





- Whenever there is communication between threads, we need a mechanism for synchronizing threads.
 - e.g., if thread x reads a value that is supposed to be written by other threads, then thread x must wait until the value is written.
 - If we don't synchronize, we will end up with a race condition.

Synchronization

- Synchronization is required to avoid data race
 - Avoids RAW, WAR, WAW hazards when accessing shared or global memory
 - RAW: Read After Write
 - WAR: Write After Read
 - WAW: Write After Write
- Synchronization can be done in CUDA by means barriers.
 - Another technique is memory fences for ensuring a visibility of memory accesses to other threads, but we will not discuss this in our course.
- We will also discuss mutual exclusion
 - Atomic operations
 - Critical sections
 - although they are not recommended.

Where are the barriers?

Similar to OpenMP, we can use **barriers** to sync thread operations. We have two types of them:

1) Explicit barriers within a block

- A barrier can be placed using __syncthreads(); which synchronizes all threads within a block
 - but NOT in different blocks.
 - **Example**: see the matrix multiplication kernel we saw before
- All threads within a block must reach and execute __syncthreads() before execution can resume
 - Note: having several __syncthreads() means having different barriers. All threads must reach and execute the same barrier before execution can resume.

2) Implicit barriers at the end of each kernel.

A kernel must complete before the next kernel can start

Where are the Barriers?

Within same block: __syncthreads()) **DEVICE** After each kernel (Implicit barrier) Grid for a Kernel 1 If you have to synchronize threads in Block 0 Block 1 **HOST** different blocks, terminate the kernel and start a new one. Kernel 1 Block 3 Block 2 syncthreads() cannot be used to synchronize threads in different blocks. **Implicit** barrier T0, T1, T2,, T_n Two **DIFFERENT** Grid for a Kernel 2 barriers Block 0 syncthreads() Kernel 2 Block 1 _syncthreads()

Example

Q1: Identify data race hazards

Q2: Modify to avoid data race

- Write = ALARM, there might be data race!
 - no problem if EVERY thread is reading from ITS OWN element (i.e., that is written by THIS thread, not by other threads).
 - Problem if there are threads reading from elements written by other threads.

Example: Answer for Q2

Q: Can you identify

the data race?

Example: Answer for Q2

```
_global__ void foo(){
  int i = threadIdx.x;
  __shared__ int array[100]; __shared__ int temp[100];
  array[i] = ...;
  syncthreads(); //so that data is written first before anyone reads it
  if(i < 100){
        temp[i] = array[i]; //to ensure reading original data
  syncthreads();
  if(i > 1 \&\& i < 100){
        array[i] = temp[i-1];
                                 Q: do we really need to create a
                                 shared temp array? Can't we just use
                                 a register?
```

Example: Answer for Q2

```
__global__ void foo(){
   int i = threadIdx.x;
   __shared__ int array[100]; int temp;
   array[i] = ...;
   syncthreads(); //so that data is written first before anyone reads it
   if(i > 1 \&\& i < 100){
         temp = array[i-1]; //to ensure reading original data
   syncthreads();
   if(i > 1 \&\& i < 100){
         array[i] = temp;
  __syncthreads(); //if other reads/writes are done after that
  //...
```



Atomic Operations

- Data race could occur when multiple threads are accessing same shared memory lactation.
 - e.g., 1000 threads trying to increment the same variable stored the shared (or global) memory.

$$\underline{\quad}$$
 shared int $x = 0$; $x = x + 1$;

- To avoid data race, **atomic operations** could be used.
- **Atomic functions:**
 - serializes thread accesses to shared data.
 - read-modify-write atomic operation on one word in global or shared memory.
 - Two types of functions:
 - Arithmetic: atomicAdd() , atomicSub() , atomicExch() , atomicMax() , atomicIncr(), atomicDec(), atomicCAS
 - Bitwise: atomicAnd(), atomicOr(), atomicXor()

Example: Atomic

```
_global__ void increment_naive(int* x) {
   *x = *x + 1; // each thread runs this code
 _global__ void increment_atomic(int* x) {
   atomicAdd(x, 1); // each thread runs this code
int main() {
   int* h x;
                         // declare and allocate host memory
   int* d x;
                         // declare, allocate, and zero memory for x
   cudaMalloc(&d x, sizeof(int));
   cudaMemset(d_x, 0, sizeof(int));
   // launch one of the two kernels:
   // increment naive<<<<NUM THREADS/BLOCK WIDTH, BLOCK WIDTH>>>(d x);
   increment_atomic<<<<NUM_THREADS/BLOCK_WIDTH, BLOCK_WIDTH>>>(d_x);
   cudaMemcpy(\&h_x, d_x, sizeof(d_x), cudaMemcpyDeviceToHost);
   printf("x = %d\n", h x);
   free(h_x); cudaFree(d_x); return 0;
```

Atomics Limitations

- Slower!
 - Because of the serialized execution of threads
 - Don't over-use.
- No specific order
 - for the serial execution of threads
- Only certain operations are supported
 - Full list in a previous slide
 - atomicCAS (Compare-and-Swap) can be used to provide implementation of mostly any atomic operation
 - but we will not discuss this.
- Only int is supported for most operations
 - Only atomicAdd and atomicExch support both int and float.

Aside: Critical Sections

No direct way! It is **strongly recommended to modify your algorithm** so that it does not use critical sections. If you have to, here is C++ code for doing this:

```
struct Lock {
                   //source: "CUDA By Example" textbook
  int* mutex;
  Lock() {
                 //constructor: create a Lock and initialize it to 0
    cudaMalloc(&mutex, sizeof(int) );
                                               First thread to get the lock will set mutex to 1 and
    cudaMemset(mutex, 0, sizeof(int) );
                                              exit the while loop.
                                              All other threads will be stuck in the while loop (as
  ~Lock() {
                //destructor
                                               mutex will be 1) until the first thread calls the
    cudaFree( mutex );
                                              unlock function to set mutex to 0.
     device void lock() {
     // if mutex == 0 set it to 1, otherwise don't change it. Then, return old value of mutex
    while( atomicCAS( mutex, 0, 1)!= 0);
       threadfence();
                                              threadfence() ensures that memory writes before the
                                              fence are visible to all other threadsC
     device__ void unlock() {
       atomicExch( mutex, 0 );
                                               USAGE: To define a critical section, create variable Lock L.
        threadfence();
                                               Then, L.lock(); setups a lock: no thread can enter that piece
                                              of code until L.unlock(); is called
};
```



Use Faster Memory



Guideline 3: Copy **frequently accessed data** to faster memory in order to reduce global memory traffic.

Even if this means more work for the threads.

– Example:

 "Matrix Multiplication" from previous lecture – we used shared memory to avoid redundant transfers from global memory.

Basic technique:

 Copy data from global memory to shared memory IF data is going to be use *frequently*.


```
global void foo(float* arr){ // arr is pointing to 128 element 1D array
    shared float shrArr[128];
                                      // shrArr lives in shared
memory
    int idx = theadIdx.x;
                                              // idx lives in a register
    sh_arr[idx] = arr[idx];
                                              // copy from global to shared
    syncthreads();
                                              // ensure every thread finished
                         // copying its array element before proceeding
... //process the elements in sh_arr
```






Guideline 4: Use coalesced global memory access

- One of the MOST important performance considerations.
- Accessing global memory will be fastest when adjacent threads access **contiguous memory** locations at the same time.
 - Global mem. accesses by threads of a warp can be performed in as few as *one transaction* if this guideline is followed



- Explanation:
 - Each memory transaction (R/W) gives access to a chunk of memory (32-, 64-, or 128-byte) at once, even if you are reading/writing to a single memory location.
 - If threads in a warp are accessing contiguous locations at the same time, this can be done in one memory transaction.




"the concurrent accesses of the threads of a warp will coalesce into a <u>number of transactions equal to the</u> <u>number of cache lines necessary to service all of the</u> <u>threads</u> of the warp."



Memory Access Patterns: (i) Simple (sequential, aligned)

- i-th thread accesses i-th word in a cache line.
- Not all threads need to participate
- In the figure, a single 128-byte L1 transaction is needed.
 - Assume a warp has 32 threads, each reads a 4-byte float = 128 bytes





Memory Access Patterns: (ii) Sequential but Misaligned

 "If sequential threads in a warp access memory that is sequential but not aligned with the cache lines, two 128-byte L1 transactions are needed"




Memory allocated via cudaMalloc() is aligned to at least 256 bytes. Therefore, choosing sensible thread block sizes, such as multiples of the warp size, facilitates memory accesses by warps that are aligned to cache lines



Guideline 5: choose sensible **thread block sizes**, such as **multiples** of the **warp size**, to avoid misaligned memory access.

Memory Access Patterns: (ii) Sequential but Misaligned

The effect of misaligned accesses






Coalesced Global Memory

Access

Memory Access Patterns: (iii) Strided


A "stride" is number of locations between *the beginnings* of successive array **elements** being accessed. The figure shows adjacent threads accessing memory with a stride of 2



- How much does stride affects the bandwidth?
 - A stride of 2 results in a 50% of load/store efficiency
 - since half the elements in the memory transaction are not used and represent wasted bandwidth.
 - As the stride increases, the effective bandwidth decreases until the point where 32 lines of cache are needed for the 32 threads in a warp

Memory Access Patterns: (iii) Strided, cont'd

The Effect of Strided memory access



```
__global__ void foo(float* a, int stride){
    int i = blockDim.x * blockIdx.x + threadIdx.x * stride;
    a[i] = a[i] + 1.0;
}
```



Summary: Coalesced Global Memory Access

- Coalesced global memory access:
 - Simple access pattern gives the best performance
 - Example: threads 0 to 3 accessing a[0], a[1], a[2], a[3] at once
 - Misaligned memory access should be avoided
 - e.g., by choosing sensible thread block sizes e.g. multiples of warp size.
 - Non-unit-stride global memory accesses should be avoided (or at least minimize the stride) whenever possible
 - Strided Example: threads 0 to 3 accessing a[0], a[2], a[4], a[6] at once
 - How: e.g., use shared memory: load/store data in a coalesced pattern from global memory and then reorder it in shared memory.
 - there is no penalty for non-sequential or unaligned accesses by a warp in shared memory
 - Random Global Memory Access is the worst!
 - **Example**: threads 0 to 3 accessing a[0], a[30], a[10],a[71] at once. This is bad, and probably will be done in 4 separate memory transactions.

—What global memory access patterns do these statements use?

```
__global___ void foo(float* A) {
   int i = threadIdx.x;
   float x;
   x = A[i];  //1
   x = A[i + 16];  //2
   x = A[128 - i];  //3
}
```

- a) Only (1) is coalesced access
- b) Only (2) is strided access
- c) All three statements are coalesced access
- d) All three statements are strided access
- e) Only (3) is random access

—What global memory access patterns do these statements use?

```
_global__ void foo(float* A) {
   int i = threadIdx.x;
   float x;
   x = A[2 * i];
                                   //1
   x = A[128 - 2 * i];
                                  //2
   A[i] = 5 * A[100-i];
                            //3
a) Only (1) is strided access
  All three are strided access
   (1) and (2) are strided, (3) is coalesced access (read and write)
  (1) and (2) are strided, (3) is strided read and coalesced write
  Frist two are strided, (3) is random access
```

-What global memory access pattern does this statement use?

```
__global__ void foo(float* A) {
   int i = threadIdx.x;
   A[ A[i] ] = 7;
}
```

- a) Coalesced reading, coalesced writing
- b) Strided reading, strided writing
- c) Coalesced reading, Random writing
- d) Random reading, Coalesced writing
- e) Have no idea what you are talking about!

All together:

 Label each of the following statements as coalesced strided, or random memory access

```
_global__ void foo(float* A) {
     int i = threadIdx.x;
     float x;
     x = A[i];
                            //1
     x = A[i + 16];
                            //2
     x = A[128 - i];
                            //3
     x = A[2 * i];
                           //4
     x = A[128 - 2 * i]; //5
     A[i] = 5 * A[100-i];
                          //6
     A[A[i]] = 7;
                            //7
```

The following code modifies array c such that each of its elements is equal to its current value + previous element value.

```
For example, if c = \{0, 5, 7, 10, 4\}, the new c should be c = \{0, 5, 12, 17, 14\}

_global___ void modifyArray(float *c) {
    int i = blockIdx.x * blockDim.x + threadIdx.x;
    c[i] = c[i] + c[i-1];
}
```

- a) Identify all errors and explain how they can be fixed
- b) Improve the code to optimize memory access

(a) Errors:

- —i could be larger than size of c
- -i = 0 cannot work on c[-1]
- Data Race

```
_global__ void modifyArray (float *c, int n) {
   int i = blockIdx.x * blockDim.x + threadIdx.x;
   if(i>0 && i<n) //set c[0] in the host
        c[i] = c[i] + c[i-1];
}</pre>
```

(a) Errors:

- —i could be larger than size of c
- -i = 0 cannot work on c[-1]
- Data Race
 - Fix1: put results in a temp register then copy back to c

(a) Errors:

- —i could be larger than size of c
- -i = 0 cannot work on c[-1]
- Data Race
 - Fix2: don't change c instead Previous solution, i.e. use of a register, is better why?

```
_global__ void modifyArray(float *c, float* t, int n){
    int i = blockIdx.x * blockDim.x + threadIdx.x;
    if(i>0 && i<n)
        t[i] = c[i] + c[i-1];
    __syncthreads();
    if(i>0 && i<n)
        c[i] =t[i]; //or modify host to copy t back to host instead of c
    __syncthreads();</pre>
```


(a) Errors:

- —i could be larger than size of c
- -i = 0 cannot work on c[-1]
- Data Race
 - Fix3: similar to Fix2 but different technique

```
__device__ float t[n]; //in global memory
_global__ void modifyArray(float *c, int n) {
    int i = blockIdx.x * blockDim.x + threadIdx.x;
    if(i>0 && i<n)
        t[i] = c[i] + c[i-1];
    __syncthreads();
    if(i>0 && i<n)
        c[i] = t[i]; //put results in c
    __syncthreads();</pre>
```

(b) Optimizing the code:

- Here we have each element read twice by two threads.
- We can improve this by copying c to shared memory (one read) and then accessing the shared memory per block.



(b) Optimizing the code: (see illustration in previous slide)

- Here we have each element read twice by two threads.
- We can improve this by copying c to shared memory (one read) and then accessing the shared memory per block.

```
global void modifyArray(float *c, int n){
   float temp;
   int i = blockIdx.x * blockDim.x + threadIdx.x;
   shared float sh[blockDim.x];
   int ix = threadIdx.x;// ix is index within sh
   sh[ix] = c[i]; // copy to sh (coalesced access, stride = 1)
   __syncthreads(); // now sh has data required in this block, almost!
                          // we still need c[i-1] from previous segment
   if(i<n && ix>0) // all elements except ix=0 (note: i > 0 is redundant)
       temp = sh[ix] + sh[ix-1]; // read from shared memory
   if(i>0 && ix=0) // only threads at ix=0, but not in 1st block
       temp = sh[ix] + c[i-1];
   __syncthreads();
   if(i>0 && i<n)
       c[i] = temp;
   syncthreads();
```



Instruction Optimization



Guideline 6: Optimize your code at the instruction level (after you have completed higher level optimization e.g., memory access)

- Basic idea: write instructions in a more efficient way.
- Examples:
 - Use shift operations to avoid expensive division & modulo calculations
 - For example: multiplying i by 2 is same as i<<1; If n is a power of 2, i/n is equivalent to $i\gg\log 2$ (n) and i%n is equivalent to i&(n-1).
 - The compiler will perform these conversions if n is literal.
 - Use faster, more specialized math functions over slower, more general ones when possible.
 - E.g., for exponentiation using base 2, use expf2() instead of expf()
 - Use CUDA fast math library whenever speed trumps precision
 - E.g., use __sin() instead of sin() (see next slide)
 - Avoid automatic conversion of doubles to floats
 - Automatic conversion requires more clock cycles
 - Accuracy issues

Instruction Optimization: Math Operations

- Two types of runtime math operations
 - functionName()
 - callable from both device and host
 - more accurate, but slower
 - Example:
 - pow, sqrt, exp, log, log2, log10, log1p
 - sin, cos, tan, asin, acos, atan, sinh, cosh,
 tanh, ...
 - ceil, floor, round
 - Etc.
 - __functionName()
 - device-only
 - less accurate, but faster
 - Some mathematical functions only. Examples:
 - __pow, __log, __log10, __exp, __sin, __cos,
 __tan

Recall: Thread Scheduling

All threads in a warp **share a program counter**

time



Warp Divergence



Guideline 7: Avoid (or minimize) warp divergence

(i.e. to have different execution paths within the same warp).

Divergence happens when:

- Threads in a warp take different paths.
- At least one thread in a warp takes longer to finish

Details: flow control instruction (if, switch, for, while) may cause threads of the same warp to diverge. Why is this bad?

- Case 1 (if, switch): threads of a warp share a program counter. This means different execution paths are **serialized** (i.e., paths are traversed one at a time until there is no more.)
 - e.g., using "if", the "then" threads are executed first, then the "else" ones
- Case 2 (loops): If some threads execute more iterations than others, then those which finish first may be waiting in an idle state until all threads have finished.

Warp Divergence: Examples

- Code WITH divergence: the threads in a warp take different branches.
 - Example1 *:

```
if(threadIdx.x<5) p[i] = 10; //threads 0 to 4
else p[i] = 5; //threads 5, 6, ...
```

– Example 2 *:

```
if (x < 0.0) z = x - 2.0; //if x is not the same for all warp threads else z = x * x;
```

- Code WITHOUT divergence: all the threads in a warp take the same branch.
 - Example 3: condition depends on threadIdx and WARP_SIZE

```
if(threadIdx.x/WARP_SIZE == 2){...} //all threads in wrap2
else {...} //other warps
```

– Example 4:

```
if (y < 0.0) z = x * x; //if y is the same for all threads in warp else z = x + 2.3;
```

Adapted from NVIDIA Best Practices Guide

^{*} Assuming the code is not optimized by the compiler



Reducing Thread Divergence and Balance Workload

- Sometimes warp divergence is unavoidable, but if possible do the following:
 - If the control flow depends on the thread ID, minimize divergence by:
 - Using warp id to assign task (i.e., threadIdx.x/WARP_SIZE)
 - e.g., if(threadIdx.x/WARP_SIZE == 2) //all threads in warp 2
 - Assign the same task to all threads <n or >n (where n is warp size)
 - e.g., if(threadIdx.x < n) ... //n is multiple of warp size</pre>
 - Try to equally distribute the workload to all threads in a warp
 - e.g., divide your tasks to expensive and inexpensive ones. Then assign each group to a different warp (or even to a different kernel)
 - Consider using the host (CPU) to carry out the part of the work that causes a load imbalance on the GPU
 - Modify the algorithm so that it does not cause warp divergence

What is the difference between the following two code fragments?

Assume that: size of c and blockDim.x are divisible by warp size. We've even number of warps

- a) Both do the same thing and have equal performances.
- b) Both set half of the elements in c to 1 and the other half to 2, but first one has a better performance
- c) Both set half of the elements in c to 1 and the other half to 2, but second one has a better performance
- d) Both have bugs

What is the difference between the following two code snippets?

```
_global__ void foo(float *c) {
    if(threadIdx.x > (numThreads/2)) {...};
    else {...}
}
```

```
_global__ void foo(float *c) {
    if(threadIdx.x/WARP_SIZE > (numWarps/2)){...};
    else {...};
}
```

- a) Both have equal performances.
- b) First code has a slightly better performance
- c) Second code has a slightly better performance
- d) Both have bugs
- e) Don't know!




Reduction

- Reduction is one of the common algorithms suitable for parallel programs.
 - Other common algorithms include: histogram, sort, and scan.
 - but they are outside the scope of this course.
- Reduction aims to reduce all elements to a single value
 - max, min, sum, etc.
- How:
 - Serial:
 - run a loop over every element.
 - Parallel:
 - Partition array into segments
 - Each segment is processed by a thread block to find a partial result
 - Combine results from different blocks

Vector Reduction


Input vector



- We'll use in-place reduction using shared memory
 - The original vector is in device global memory
 - The shared memory used to hold a partial result (sum/min/etc) vector
 - Each iteration brings the partial result vector closer to the final result
 - The final solution will be in element 0

Vector Reduction - Basic Algorithm


- Here is the general algorithm (assume we are finding the sum)
 - 1) find the partial sum within each block and store
 - We need shared memory so that block threads can communicate



Inside **ONE** block

- 2) copy the partial sum from each block into global array
 - global memory so that blocks can communicate
- 3) find the sum of all partial results stored in the global array
 - could do this on the host

Find the Sum – Basic Algorithm



Find the sum: First Idea


```
shared float partialSum[];
    //assume we already loaded all array segments into block-scoped partialSum[]
    int i = threadIdx.x;
    for (int stride = 1; stride < blockDim.x; stride *= 2){</pre>
        if (i % (2 * stride) == 0)
             partialSum[i] += partialSum[i + stride];
        syncthreads();
    }//then save partialSum[0] to a global variable
                                                            For 512 elements, it takes 9 iterations
            T_0 T_1 T_2 T_3 T_4 T_5 T_6 T_7 T_8 T_9 T_{10} T_{11}
Block 0
 stride
                                                                 stride = 1: if(i%2==0) find sum
                                                      10+11
```

8..15

stride = 4: if(i%8==0) find sum

stride = 2: if(i%4==0) find sum

Problem: Divergence



Good Solution

```
__shared__ float partialSum[]
//assume we already loaded all array segments into block-scoped partialSum[]
int i = threadIdx.x;
for (int stride = blockDim.x/2; stride >= 1; stride = stride/2){
   if (i < stride)</pre>
                                  //all adjacent threads do the same thing
        partialSum[i] += partialSum[i + stride];
   __syncthreads();
                                   Thread Thread Thread
                                 2
```

3

Good Solution

```
__shared__ float partialSum[]
//assume we already loaded all array segments into block-scoped partialSum[]
                                       Instruction optimization
int i = threadIdx.x;
for (int stride = blockDim.x >> 1; stride >= 1; stride >>= 1){
   if (i < stride)</pre>
                                   //all adjacent threads do the same thing
        partialSum[i] += partialSum[i + stride];
    __syncthreads();
                                        Thread Thread Thread
                                              1
                                                  2
                                      2
```

28

Conclusion

Today:

- Thread synchronization and barriers
- Atomic operations
- Memory Optimization
- Instruction Optimization
- Control Flow
- Example on Reduction

Next Lecture:

- Example: Improving Performance of Matrix Multiplication
- More optimizations
- Bandwidth
- iCLicker questions!