Skip to content
Pro
Block or report user

Report or block imphil

Hide content and notifications from this user.

Learn more about blocking users

Contact Support about this user’s behavior.

Learn more about reporting abuse

Report abuse

Organizations

@TUM-LIS
Block or report user

Report or block imphil

Hide content and notifications from this user.

Learn more about blocking users

Contact Support about this user’s behavior.

Learn more about reporting abuse

Report abuse

Pinned

  1. OpTiMSoC main source repository

    C 32 14

  2. Generic Logic Interfacing Project

    C 24 10

  3. Open SoC Debug Software reference implementation

    C 2 4

  4. Open SoC Debug Hardware Reference Implementation

    SystemVerilog 9 10

  5. Open Soc Debug Documentation, including the specification

    Python 1 4

633 contributions in the last year

Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun Mon Wed Fri

Contribution activity

June 2019

Created a pull request in lowRISC/ibex that received 2 comments

Doc: Fix parameter names

We have renamed a couple of parameters recently and need to adjust the documentation for them.

+55 −55 2 comments

Created an issue in lowRISC/ibex that received 4 comments

[tracking] Synthesize Ibex with Yosys

This is a tracking bug. This description will be updated to reflect the current state of affairs. Comment if you have suggestions or updates. Yosys

4 comments

Seeing something unexpected? Take a look at the GitHub profile guide.

You can’t perform that action at this time.